

# Systolic Array Based on FPGA

**Hang Ye**                   **Yu Jia**                   **Sicheng Hua**  
Columbia University    Columbia University    Columbia University  
hy2891@columbia.edu    yj2839@columbia.edu    sh4605@columbia.edu

**Siyuan Li**                   **Xuanmin Zheng**  
Columbia University    Columbia University  
sl15590@columbia.edu    xz3372@columbia.edu

## Contents

<b>1 Project Overview</b>	<b>3</b>
1.1 Background and Motivation . . . . .	3
1.2 Objectives and Scope . . . . .	3
1.3 Key Contributions . . . . .	3
<b>2 Detailed Project Design</b>	<b>3</b>
2.1 System Architecture . . . . .	3
2.1.1 HPS (Hard Processor System) . . . . .	4
2.1.2 Avalon Bus . . . . .	4
2.1.3 FPGA . . . . .	4
2.2 Data Flow and Control . . . . .	5
2.3 Hardware Implementation . . . . .	6
2.4 Verification and Simulation . . . . .	7
2.4.1 Simulation of Top . . . . .	7
2.4.2 Simulation Verification . . . . .	8
2.5 Board-level Testing . . . . .	9
<b>3 Team Contributions</b>	<b>11</b>
<b>4 Source File Listings</b>	<b>11</b>
<b>5 Archive Contents for Build</b>	<b>13</b>
5.1 Control FSM (rtl/ctrl.sv) . . . . .	13
5.2 D-Flip-Flop Register (rtl/dffrv.v) . . . . .	17
5.3 Input Buffer (rtl/input_buffer.sv) . . . . .	18
5.4 Output Buffer (rtl/output_buffer.sv) . . . . .	23
5.5 PE Array Top (rtl/PE_array.v) . . . . .	24
5.6 PE Row Wrapper (rtl/PE_row.v) . . . . .	26
5.7 Single PE Unit (rtl/PE.v) . . . . .	27
5.8 Top-level Wrapper (rtl/top.sv) . . . . .	29
5.9 Weight Buffer (rtl/weight_buffer.sv) . . . . .	32
5.10 Golden-model Comparison Script (test/comparison.py) . . . . .	33
5.11 Input Buffer Testbench (test/inputbuffer_PE_tb.sv) . . . . .	36
5.12 ModelSim Run Script for Buffer PE (test/rumsim_buffer_PE.do) . . . . .	40
5.13 ModelSim Run Script for Top Level (test/runsim_top.do) . . . . .	41

5.14	End-to-end Testbench (test/top_tb.sv)	41
5.15	Alternative Testbench (test/top_tb1.sv)	47
5.16	Waveform Script (Input Buffer) (test/wave_inputbuffer_PE.do)	55
5.17	Waveform Script (Top Level) (test/wave_top.do)	58
5.18	Host-FPGA Interface (main.c)	61
5.19	Test Harness Main (top.c)	64
5.20	Test Harness Header (top.h)	68

# 1 Project Overview

## 1.1 Background and Motivation

Convolutional engines such as systolic arrays form the computational backbone of many high-performance signal-processing and neural-network workloads by efficiently executing multiply–accumulate (MAC) operations. A  $9 \times 1$  linear systolic array provides a compact architecture for 1D convolutions and dot-product kernels, demonstrating high throughput with minimal control complexity. In this project, we concentrate on the RTL design and hardware verification of a  $9 \times 1$  PE array on an FPGA platform, establishing a core accelerator building block without pursuing a full application-level integration.

## 1.2 Objectives and Scope

The primary objective is to design, implement, and verify a parameterizable  $9 \times 1$  systolic array of processing elements (PEs) on an FPGA, and to demonstrate cycle-accurate correctness via golden-model comparison. Specifically, we will:

- **Design the PE array:** chain 9 identical 8-bit MAC units in a linear systolic topology with local data forwarding.
- **Implement Avalon-HPS interface:** stream input vectors from the HPS into the array and retrieve results over the Avalon bus.
- **Verify functionality:** compare each output with a C reference golden model to assert bit-exact agreement.
- **Analyze performance:** report clock frequency, throughput (MACs/s), and resource utilization (LUTs, DSPs, BRAM) on the target FPGA.

## 1.3 Key Contributions

- **$9 \times 1$  Systolic Array RTL:** a pipelined PE array supporting 8-bit inputs and 16-bit accumulation, optimized for local inter-PE timing.
- **Avalon-HPS Data Path:** lightweight bus-master logic to handle read/write transactions over the HPS–FPGA bridge.
- **Golden-Model Verification:** an automated testbench that injects randomized test vectors, captures outputs, and checks cycle-level conformance against a C reference.
- **Resource and Timing Report:** synthesis and place-and-route summaries showing >100 MHz operation with under 10% DSP and BRAM utilization.

# 2 Detailed Project Design

## 2.1 System Architecture

The system consists of a hardware accelerator interfaced with a Hard Processor System (HPS) via an Avalon bus. The HPS is responsible only for data and weight transfer, as well as reading back results. The control logic resides entirely within FPGA Control Unit. The architecture includes the following components:




Figure 1: Block Diagram of System

### 2.1.1 HPS (Hard Processor System)

The HPS handles all data movement between the processor and the accelerator. Its responsibilities include:

- Transferring input feature data to the accelerator.
- Transferring neural network weights to the accelerator.
- Reading the final output results from the accelerator.

The HPS does not manage control flow or provide execution parameters.

### 2.1.2 Avalon Bus

The Avalon bus provides a standardized communication interface between the HPS and the accelerator. It facilitates the transfer of input data, weights, and output results.

### 2.1.3 FPGA

- **Control Unit:** The control module is the internal command unit of the accelerator. It issues all control signals for the computation process, including:
  - Managing the timing of weight and input loading.
  - Triggering the start of computation in the PE array.
  - Coordinating result write-back to the output buffer.
- **Weight Buffer:** This module stores weight data received from the HPS. The control module manages when and how these weights are sent to the PE array for computation.
- **Input Buffer:** The input buffer temporarily holds input features from the HPS. It feeds data into the PE array under the direction of the control module.

- **PE Array (Processing Element Array):** The PE array is the computational core of the accelerator. It performs parallel multiply-accumulate (MAC) operations and handles the main convolution workload.




Figure 2: PE Array

- **Output Buffer:** This module holds the results produced by the PE array. The control module manages the output process, and results are later fetched by the HPS via the Avalon bus.




Figure 3: Input Banks Re-order

## 2.2 Data Flow and Control

Data flow, as shown in 2, just required on three aspects: Input, weight and output. The store on weight and output is quite easy, just enabling the store signal, and make the address plus one. However, the PE array require the input data to re-order, since the convolution has a data reuse on the input. The store logic is shown in the Fig.3, the number in the circle represent

the coordinate of the data in a 16\*16 Grey-scale image, with the data size of 8 bits. Since a multiply is happen with 9 different operands, we made the banks to store the operands in the same frame on the corresponding position in sequences. When the computation starts, we can pick out data from different banks using a global address.

When doing a convolution multiply, the operand will capture a data from the global address in each banks, and make the global address plus one. So the input buffer provides a 72 bits out from 9 different banks, with a shared global address index. The advantages for this is that we can easily index the data we want to use in one cycle. However, it require with a size of 72\*(14\*14+9)\*8 bits to store our input, nearly increase the input size 9 times.




Figure 4: Hardware Implementation

### 2.3 Hardware Implementation

Our implementation on DE1SoC is as shown in Fig.4 .Thanks to the Avalon Bus, we can reach our hardware using the simple system call - *ioread* and *iowrite*. The section of on-board testing will go into the details about the communications. After the synthesize, we can see the results from tools.

Table 1: FPGA Resource Utilization

Resource	Used	Percentage
LUTs(in ALMs)	10,708	33%
DSP48	9	10%
BRAM(bits)	1,640	< 1 %
PINS	362	79%

**Analyze:** We checked the report generated by the tools, observed as Table.1:

- Fmax is 135Mhz, which makes the design possible to synthesize under clock\_50. As default defined in the tcl files provided in lab3, the clock\_50 cycles is 20ns, with the frequency of 50 MHz. Our design exceed the standard frequency, make it possible to implement.
- Ram usage is lower than 1%. After the checking on the rpt files, the RAM rpt shows that only the output buffer and weight buffer are recognized as the RAM, while the input

buffer did not. The reason for this may because I have the banks of buffer in the same module. If I can create a new submodule for the banks, and instance them in the buffer, the tool may be able to implement them as RAMs.

- LUT usage is close to 33%. The report shows the main part(60%) of LUTs are be used as the registers. That may be the implementation on these input buffers.
- DSP usage is 10%. It is very easy to understand. 9\*1 PE has 9 multiply units.

## 2.4 Verification and Simulation

### 2.4.1 Simulation of Top

Figure 5 shows the ModelSim timing diagram of state transition from IDLE to LOAD\_WEIGHT for the `ctrl` FSM. At time 0 ns, The FSM enters the IDLE state, with all control outputs (`weight_start`, `input_start`, `output_start`) held low. At time 8195 ns the design comes out of reset (`rst_n` deasserts).




Figure 5: IDLE\_TO\_LOADWEIGHT Transition

**IDLE → LOAD\_WEIGHT** The host first writes all nine weight values into the `weight_buffer` module. Inside `weight_buffer`, a local counter increments on each write, and when it reaches nine (i.e. all weights have been written), `weight_buffer` asserts `weight_data_ready` to the `ctrl` FSM. Upon detecting this pulse in the IDLE state, the FSM transitions to `LOAD_WEIGHT` on the next rising clock edge, at which point `weight_start`, `pe_en`, and `pe_w_en` are asserted to begin loading the weights into the PE array.

**LOAD\_WEIGHT** Each incoming `weight_data_ready` handshake latches one new byte into `weight_reg` and increments `weight_counter`. When `weight_counter` reaches 9 (the parameter `MAX_WEIGHTS`), the internal flag `weight_loaded` is set. Note that after loading the ninth weight, `weight_start` deasserts but `pe_en` remains high to keep the PE array primed.




Figure 6: LOAD\_WEIGHT TO PIPELINE\_PROCESSING Transition

**LOAD\_WEIGHT → PIPELINE\_PROCESSING** On the very next cycle where both `weight_loaded` and `input_data_ready` are high, the FSM advances to **PIPELINE\_PROCESSING**. In this state, `input_start` is asserted to feed new 72-bit words into the PE array, and the local counter `data_counter` begins incrementing each time `input_data_ready` pulses.

**PIPELINE\_PROCESSING** The array performs one MAC per clock. After the pipeline latency (11 cycles) the first valid `pe_out_sum_final` appears on the bus, at which point `output_start` pulses to capture it. When `data_counter` reaches 205 (`MAX_DATA_COUNT`), the logic moves to **FINISH\_PROCESSING**. In the **FINISH\_PROCESSING** state, the FSM waits an additional two cycles to flush all in-flight results; as shown in Figure 8, once these two cycles complete, `output_start` is deasserted and the `output_buffer` internal counter reaches 196 (the total number of outputs), at which point `output_buffer_ready` is asserted to signal the software that the result buffer is full and ready for readback.




Figure 7: PIPELINE\_PROCESSING Transition Overview




Figure 8: FINISH\_PROCESSING Transition

**FINISH\_PROCESSING → OUTPUT\_RESULT** Once all in-flight data words have cleared the array (indicated by `processing_done`), the FSM enters **OUTPUT\_RESULT**. Here `pe_en` deasserts, and `output_counter` provides a two-cycle delay to flush the final sums back to the host.

**OUTPUT\_RESULT → IDLE** After waiting `OUTPUT_CYCLES` (10) cycles in **OUTPUT\_RESULT**, the FSM returns to **IDLE**, ready for the next batch. All control signals are once again driven low, matching the waveform in Figure 8.

#### 2.4.2 Simulation Verification

To verify the correctness of the design at the simulation level, several  $16 \times 16$  black-and-white segmented images were used as test inputs. These images were carefully constructed to include distinct and predictable edge patterns. Such patterns make it easier to visually assess the system's edge detection capabilities.

The testbench (TB) was responsible for feeding input data, weights (for SobelX and SobelY filters), and collecting the output results from the systolic array. To ensure accurate verification and facilitate comparison, full-precision intermediate results were preserved during simulation. The final outputs were written to `.txt` files for post-processing.

For visualization and comparison, a Python script was used to:

- Load the simulation output from `.txt` files;
- Reconstruct the resulting edge-detected images;
- Generate reference results using NumPy-based Sobel implementations;
- Visually and numerically compare hardware outputs with the expected values.




Figure 9: Pattern Comparison

From the generated output images, the effectiveness of the design was visually evident. All edges in the input images were successfully detected. In the resulting visualizations, white pixels clearly indicate detected edges, while black pixels represent non-edge areas. The sharp contrast of the output further confirmed the proper functionality of the Sobel filters implemented in hardware.

This strong visual clarity not only validates the correctness of the edge detection logic but also demonstrates the suitability of the testbench and verification methodology. The match between hardware results and reference software outputs reinforces confidence in the robustness of the design prior to hardware deployment.

## 2.5 Board-level Testing

Since it is a hardware & software co-design, the board-level test required a thoroughly understanding on hardware and software side. Each side structures are shown in Fig.10.




Figure 10: Communications between Software and Hardware

```

for (i = 0; i < 14*14; i++) {
    output_data[i] = read_output_data();
    // output_data[i] = (int)(golden_data[i]/4);
    printf(" output_data[%d] = %d\n", i, output_data[i]);
    // Verify output_data
    if (golden_data[i] != 0){
        if ((abs(output_data[i] * 4 - golden_data[i]) / golden_data[i]) > 0.5) {
            fprintf(stderr, "Error: output_data[%d] = %d (expected %d)\n",
                    i, output_data[i], golden_data[i]);
        }
    }
}
for (i = 0; i < 14; i++) {
    for (j = 0; j < 14; j++) {
        printf(" %d, ", output_data[i*14+j]);
    }
    printf("\n");
}

```

Figure 11: Compare with golden model

- Software code will generate the input data, which located on the ddr memory on HPS side.
- Software code call the iowrite to write the code to the hardware register by address, as shown in Tab.2. The top module then pass the data into the correspoding buffers. When the data in buffers is enough for hardware, i.e. the buffer is full, the hardware will start its process automatically.
- Hardware will prepare the done signal in the register. Once receive the ioread, the hardware will push the done signal to the readdata ports. It is worth to mention that, a read latch is required for ioread, since the lasting time for read enable signal would be more than 1 cycle. We will only update the readdata when read is high and read in last cycle is low.
- Software waits until read out a valid done signal, and begin to read the output data. After a proper scaling, the software will compare the output data with golden model in Fig. 11.
- We passed the comparison on random input data, and edge picture detection.

Table 2: Address for software to index

ADDRESS	REGISTER
4'h0	image_size
4'h1	input_data
4'h2	weight_data
4'h3	done
4'h4	output_data

### 3 Team Contributions

Name	Contributions
Xuanmin Zheng	SystemVerilog Writing of PE Unit, PE Row, and PE Array modules. DFF design and debugging for timing correctness. Output Buffer development for efficient data flow management. Overall architecture design.
Hang Ye	Understand the systolic array in advance and share with group members. Design the re-order input buffer. Synthesize and implement on FPGA. Focus on interface, ports and communications, including hardware and software. Lesson: Never leave the synthesize until last seconds.
Yu Jia	The <code>ctrl</code> module was designed and implemented, encompassing all state-transition and control signals for weight loading, pipeline processing, and result output. A comprehensive ModelSim testbench was developed and executed to verify both the FSM and the top-level integration. End-to-end hardware testing covered <code>input_buffer</code> , <code>weight_buffer</code> , <code>PE_array</code> , and <code>output_buffer</code> ; timing and functional issues in the control, <code>input_buffer</code> , <code>weight_buffer</code> , and top modules were identified and debugged, ensuring cycle-accurate and bit-accurate operation across the system.
Sicheng Hua	Responsibilities in this project included debugging and modification of the Processing Element (PE) module, verification of control unit timing and logic, and top-level system debugging. Additionally, simulation testbench development and test dataset creation for functional verification were carried out.
Siyuan Li	Responsible for developing testbenches and datasets for the control unit and top-level module. Also handled simulation output processing, result comparison against reference data, and implementation of Python-based verification scripts.

### 4 Source File Listings

List of all handwritten source files:

Table 3: Handwritten Source Files with Development Roles

File Name	Description	Written By	Debugged By
rtl/top.sv	Top-level integration wrapper	Hang Ye	Hang Ye, Yu jia
rtl/ctrl.sv	Control FSM module	Yu Jia	Yu Jia, Sicheng Hua
rtl/dffr.v	D-flip-flop register	Xuanmin Zheng	Xuanmin Zheng
rtl/input_buffer.sv	Input buffering module	Hang Ye	Hang Ye, Yu jia
rtl/output_buffer.sv	Output buffering module	Xuanmin Zheng	Hang Ye, Yu jia
rtl/PE_array.v	9×1 PE array	Xuanmin Zheng	Sicheng Hua, Yu Jia
rtl/PE_row.v	PE row wrapper	Xuanmin Zheng	Sicheng Hua, Yu Jia
rtl/PE.v	Single PE unit	Xuanmin Zheng	Sicheng Hua, Yu Jia
rtl/weight_buffer.sv	Weight buffering module	Sicheng Hua	Hang Ye, Yu jia
test/comparison.py	Golden-model comparison script	Siyuan Li	Siyuan Li
test/inputbuffer_PE_tb.sv	Input buffer testbench	Yu Jia	Yu Jia
test/rumsim_buffer_PE.do	ModelSim run script (buffer PE)	Yu Jia	Yu Jia
test/runsim_top.do	ModelSim run script (top level)	Yu Jia	Yu Jia
test/top_tb.sv	End-to-end testbench	Yu Jia	Yu Jia
test/top_tb1.sv	Data test testbench	Siyuan Li	Siyuan Li
test/wave_inputbuffer_PE.do	Waveform script (input buffer)	Yu Jia	Yu Jia
test/wave_top.do	Waveform script (top level)	Yu Jia	Yu Jia
main.c	User program	Hang Ye	Hang Ye
top.c	Kernel Program	Hang Ye	Hang Ye
top.h	Kernel Program header	Hang Ye	Hang Ye

## 5 Archive Contents for Build

Create a file named `myfile`s with the following entries and run:

```
# tar zcf project.tar.gz $(cat myfile
```

```
myfile/          # Root directory of the project
|-- rtl/         # RTL source files
|   |-- ctrl.sv    # Control FSM module
|   |-- dffrv.v     # D-flip-flop register
|   |-- input_buffer.sv # Input buffering module
|   |-- output_buffer.sv# Output buffering module
|   |-- PE_array.v    # 9x1 PE array top level
|   |-- PE_row.v      # PE row wrapper
|   |-- PE.v          # Single PE unit
|   |-- top.sv        # Top-level integration wrapper
|   '-- weight_buffer.sv# Weight buffering module
|
|-- test/        # Simulation and testbench scripts
|   |-- comparison.py      # Golden-model comparison script
|   |-- inputbuffer_PE_tb.sv # Testbench for input buffer
|   |-- runsim_buffer_PE.do # ModelSim run script for buffer PE
|   |-- runsim_top.do       # ModelSim run script for top level
|   |-- top_tb.sv          # End-to-end SystemVerilog testbench
|   |-- top_tb1.sv          # Alternative testbench
|   |-- wave_inputbuffer_PE.do # Waveform script for input buffer
|   '-- wave_top.do        # Waveform script for top level
|
|-- main.c        # Host-FPGA interface application
|-- top.c         # Test harness main program
`-- top.h         # Test harness header file
```

### 5.1 Control FSM (rtl/ctrl.sv)

Listing 1: Control FSM module ('rtl/ctrl.sv')

```
1  module ctrl(
2      input logic      clk ,
3      input logic      rst_n ,
4      input logic      input_data_ready ,
5      input logic [71:0] input_data ,
6      input logic      weight_data_ready ,
7      input logic [7:0]  weight_data ,
8      output logic     output_start ,
9      output logic     input_start ,
10     output logic     weight_start ,
11     output logic [15:0] output_data
12 );
13
14
15     typedef enum logic [2:0] {
16         IDLE ,
17         LOAD_WEIGHT ,
18         PIPELINE_PROCESSING ,
19         FINISH_PROCESSING ,
```

```

20         OUTPUT_RESULT
21     } state_t;
22
23     state_t current_state, next_state;
24
25
26     logic [7:0] weight_reg;
27     logic [71:0] input_reg;
28     logic [15:0] output_reg;
29
30     logic unsigned [3:0] weight_counter;
31     logic weight_loaded;
32     logic processing_done;
33
34     logic [7:0] data_counter;
35     logic [7:0] output_counter;
36
37
38     localparam MAX_WEIGHTS = 9;
39     localparam MAX_DATA_COUNT = 205;
40     localparam OUTPUT_CYCLES = 10;
41
42
43     logic pe_en;
44     logic pe_w_en;
45     logic [71:0] pe_active_left;
46     logic [7:0] pe_in_weight_above;
47     logic [15:0] pe_out_sum_final;
48
49
50     assign pe_active_left = input_reg;
51     assign pe_in_weight_above = weight_reg;
52
53
54     always_ff @(posedge clk or negedge rst_n) begin
55         if (!rst_n) begin
56             current_state <= IDLE;
57         end else begin
58             current_state <= next_state;
59         end
60     end
61
62
63     always_comb begin
64         next_state = current_state;
65
66         case (current_state)
67             IDLE: begin
68                 if (weight_data_ready) begin
69                     next_state = LOAD_WEIGHT;
70                 end
71             end
72
73             LOAD_WEIGHT: begin
74                 if (weight_loaded && input_data_ready) begin
75                     next_state = PIPELINE_PROCESSING;
76                 end
77             end

```

```

78
79     PIPELINE_PROCESSING: begin
80         if (data_counter >= MAX_DATA_COUNT) begin
81             next_state = FINISH_PROCESSING;
82         end
83     end
84
85     FINISH_PROCESSING: begin
86         if (processing_done) begin
87             next_state = OUTPUT_RESULT;
88         end
89     end
90
91     OUTPUT_RESULT: begin
92         if (output_counter >= OUTPUT_CYCLES) begin
93             next_state = IDLE;
94         end
95     end
96
97         default: next_state = IDLE;
98     endcase
99 end
100
101
102 always_ff @ (posedge clk or negedge rst_n) begin
103     if (!rst_n) begin
104         weight_reg <= 8'b0;
105         input_reg <= 72'b0;
106         output_reg <= 16'b0;
107
108         weight_counter <= 4'b0;
109         weight_loaded <= 1'b0;
110         processing_done <= 1'b0;
111
112         data_counter <= 8'b0;
113         output_counter <= 8'b0;
114
115         output_start <= 1'b0;
116         input_start <= 1'b0;
117         weight_start <= 1'b0;
118         output_data <= 16'b0;
119
120
121         pe_en <= 1'b0;
122         pe_w_en <= 1'b0;
123     end else begin
124         case (current_state)
125             IDLE: begin
126                 weight_counter <= 4'b0;
127                 weight_loaded <= 1'b0;
128                 processing_done <= 1'b0;
129
130                 data_counter <= 8'b0;
131                 output_counter <= 8'b0;
132
133                 output_start <= 1'b0;
134                 input_start <= 1'b0;
135                 weight_start <= 1'b0;

```

```

136
137         pe_en <= 1'b0;
138         pe_w_en <= 1'b0;
139     end
140
141     LOAD_WEIGHT: begin
142         if (!weight_loaded) begin
143             weight_start <= 1'b1;
144             pe_en <= 1'b1;
145             pe_w_en <= 1'b1;
146
147             if (weight_data_ready) begin
148                 weight_reg <= weight_data;
149                 weight_counter <= weight_counter + 1'b1;
150
151                 if (weight_counter == (MAX_WEIGHTS)) begin
152                     weight_loaded <= 1'b1;
153                 end
154             end
155         end else begin
156             weight_start <= 1'b0;
157             pe_en <= 1'b1;
158             pe_w_en <= 1'b0;
159         end
160     end
161
162
163
164     PIPELINE_PROCESSING: begin
165         weight_start <= 1'b0;
166         pe_w_en <= 1'b0;
167         input_start <= 1'b1;
168         pe_en <= 1'b1;
169
170         if (input_data_ready) begin
171             input_reg <= input_data;
172             data_counter <= data_counter + 1'b1;
173             output_reg <= pe_out_sum_final;
174
175             if (data_counter > 11) begin
176                 output_start <= 1'b1;
177                 output_data <= pe_out_sum_final;
178             end
179         end
180     end
181
182
183     FINISH_PROCESSING: begin
184         input_start <= 1'b0;
185         output_data <= pe_out_sum_final;
186
187
188         output_counter <= output_counter + 1'b1;
189
190         if (output_counter >= 2) begin
191             processing_done <= 1'b1;
192             output_start <= 1'b0;
193         end

```

```

194         end
195
196         OUTPUT_RESULT: begin
197
198             pe_en <= 1'b0;
199
200             output_counter <= output_counter + 1'b1;
201         end
202
203         default: begin
204
205             end
206         endcase
207     end
208
209
210
211     PE_array #(
212         .num1(9),
213         .num2(1)
214     ) pe_array_inst (
215         .CLK(clk),
216         .RESET(rst_n),
217         .EN(pe_en),
218         .W_EN(pe_w_en),
219         .active_left(pe_active_left),
220         .in_weight_above(pe_in_weight_above),
221         .out_sum_final(pe_out_sum_final),
222         .out_weight_final()
223     );
224
225 endmodule

```

## 5.2 D-Flip-Flop Register (rtl/dffrv.v)

Listing 2: D-flip-flop register ('rtl/dffrv.v')

```

1 module dffr #(
2     parameter WIDTH = 1
3 )((
4     input wire clk,
5     input wire rst_n,
6     input wire [WIDTH-1:0] d,
7     output reg [WIDTH-1:0] q
8 );
9
10
11    always @ (posedge clk or negedge rst_n) begin
12        if (!rst_n) begin
13            q <= {WIDTH{1'b0}};
14        end else begin
15            q <= d;
16        end
17    end
18
19 endmodule

```

### 5.3 Input Buffer (rtl/input\_buffer.sv)

Listing 3: Input buffering module ('rtl/input\_buffer.sv')

```

1  `define N 16
2  module input_buffer(
3      input logic clk,
4      input logic rst_n,
5      input logic [7:0] data_in ,
6      input logic rd_en ,
7      input logic wr_en ,
8      output logic [71:0] data_out ,
9      output logic ready ,
10     output logic done
11 );
12   logic [7:0] data_in_bank0 [ `N*`N+9];
13   logic [7:0] data_in_bank1 [ `N*`N+9];
14   logic [7:0] data_in_bank2 [ `N*`N+9];
15   logic [7:0] data_in_bank3 [ `N*`N+9];
16   logic [7:0] data_in_bank4 [ `N*`N+9];
17   logic [7:0] data_in_bank5 [ `N*`N+9];
18   logic [7:0] data_in_bank6 [ `N*`N+9];
19   logic [7:0] data_in_bank7 [ `N*`N+9];
20   logic [7:0] data_in_bank8 [ `N*`N+9];
21   logic [$clog2(`N*`N)-1:0] index_wr;
22   logic [$clog2(`N*`N+9)-1:0] index_rd;
23   logic [$clog2(`N*`N+9)-1:0] index_bank0;
24   logic [$clog2(`N)-1 :0] counter;
25   logic [$clog2(`N*`N+9)-1:0] index_bank1;
26   logic [$clog2(`N*`N+9)-1:0] index_bank2;
27   logic [$clog2(`N*`N+9)-1:0] index_bank3;
28   logic [$clog2(`N*`N+9)-1:0] index_bank4;
29   logic [$clog2(`N*`N+9)-1:0] index_bank5;
30   logic [$clog2(`N*`N+9)-1:0] index_bank6;
31   logic [$clog2(`N*`N+9)-1:0] index_bank7;
32   logic [$clog2(`N*`N+9)-1:0] index_bank8;
33
34   always_ff @(posedge clk) begin
35     if (!rst_n) begin
36       index_wr <= 0;
37       counter <=0;
38       ready <= 0;
39     end else begin
40       if (wr_en) begin
41         if (index_wr == `N -1 ) begin
42           index_wr <= 0;
43           counter <= counter + 1;
44
45         end else begin
46           index_wr <= index_wr + 1;
47           if (counter == `N -1 && index_wr == `N-2) begin
48             ready <= 1;
49           end
50           else begin
51             ready <= 0;
52           end
53           assert (counter < `N )
54             $fatal("Assertion failed: counter (%0d) is
55                   less than N (%0d)", counter+1, `N);

```

```

55         end
56     end
57     else if (done) begin
58         index_wr <= 0;
59         counter <=0;
60         ready <= 0;
61     end
62 end
63
64 always_ff @(posedge clk) begin
65     if (!rst_n) begin
66         index_rd <= 0;
67         done <= 0;
68     end else begin
69         if (rd_en) begin
70             index_rd <= index_rd + 1;
71             if (index_rd == ('N-2)*('N-2)+7) begin
72                 done <= 1;
73             end
74         end
75         else if (!ready) begin
76             index_rd <= 0;
77             done <= 0;
78
79         end
80     end
81 end
82 //bank 0
83 always_ff @(posedge clk) begin
84     if (!rst_n) begin
85         index_bank0 <= 0;
86         data_in_bank0[('N-2)*('N-2) + 1] <= 0;
87         data_in_bank0[('N-2)*('N-2) + 2] <= 0;
88         data_in_bank0[('N-2)*('N-2) + 3] <= 0;
89         data_in_bank0[('N-2)*('N-2) + 4] <= 0;
90         data_in_bank0[('N-2)*('N-2) + 5] <= 0;
91         data_in_bank0[('N-2)*('N-2) + 6] <= 0;
92         data_in_bank0[('N-2)*('N-2) + 7] <= 0;
93         data_in_bank0[('N-2)*('N-2)] <= 0;
94     end
95     else begin
96         if (wr_en) begin
97             if (index_wr >= 0 && index_wr < 'N-2 && counter >= 0 &&
98                 counter < 'N-2) begin
99                 data_in_bank0[index_bank0] <= data_in;
100                index_bank0 <= index_bank0 + 1;
101            end
102        end
103    end
104 end
105 //bank 1
106 always_ff @(posedge clk) begin
107     if (!rst_n) begin
108         index_bank1 <= 1;
109         data_in_bank1[0] <= 0;
110         data_in_bank1[('N-2)*('N-2) + 2] <= 0;
111         data_in_bank1[('N-2)*('N-2) + 3] <= 0;
112         data_in_bank1[('N-2)*('N-2) + 4] <= 0;

```

```

112     data_in_bank1[('N-2)*('N-2) + 5] <= 0;
113     data_in_bank1[('N-2)*('N-2) + 6] <= 0;
114     data_in_bank1[('N-2)*('N-2) + 7] <= 0;
115     data_in_bank1[('N-2)*('N-2) + 1] <= 0;
116   end
117   else begin
118     if (wr_en) begin
119       if (index_wr >= 1 && index_wr < 'N-1 && counter >= 0 &&
120         counter < 'N-2) begin
121         data_in_bank1[index_bank1] <= data_in;
122         index_bank1 <= index_bank1 + 1;
123       end
124     end
125   end
126 //bank 2
127 always_ff @(posedge clk) begin
128   if (!rst_n) begin
129     index_bank2 <= 2;
130     data_in_bank2[0] <= 0;
131     data_in_bank2[1] <= 0;
132     data_in_bank2[('N-2)*('N-2) + 3] <= 0;
133     data_in_bank2[('N-2)*('N-2) + 4] <= 0;
134     data_in_bank2[('N-2)*('N-2) + 5] <= 0;
135     data_in_bank2[('N-2)*('N-2) + 6] <= 0;
136     data_in_bank2[('N-2)*('N-2) + 7] <= 0;
137     data_in_bank2[('N-2)*('N-2) + 2] <= 0;
138   end
139   else begin
140     if (wr_en) begin
141       if (index_wr >= 2 && index_wr < 'N && counter >= 0 &&
142         counter < 'N-2) begin
143         data_in_bank2[index_bank2] <= data_in;
144         index_bank2 <= index_bank2 + 1;
145       end
146     end
147   end
148 //bank 3
149 always_ff @(posedge clk) begin
150   if (!rst_n) begin
151     index_bank3 <= 3;
152     data_in_bank3[0] <= 0;
153     data_in_bank3[1] <= 0;
154     data_in_bank3[2] <= 0;
155     data_in_bank3[('N-2)*('N-2) + 4] <= 0;
156     data_in_bank3[('N-2)*('N-2) + 5] <= 0;
157     data_in_bank3[('N-2)*('N-2) + 6] <= 0;
158     data_in_bank3[('N-2)*('N-2) + 7] <= 0;
159     data_in_bank3[('N-2)*('N-2) + 3] <= 0;
160   end
161   else begin
162     if (wr_en) begin
163       if (index_wr >= 0 && index_wr < 'N-2 && counter >= 1 &&
164         counter < 'N-1) begin
165         data_in_bank3[index_bank3] <= data_in;
166         index_bank3 <= index_bank3 + 1;
166       end

```

```

167         end
168     end
169 end
170 //bank 4
171 always_ff @(posedge clk) begin
172     if (!rst_n) begin
173         index_bank4 <= 4;
174         data_in_bank4[0] <= 0;
175         data_in_bank4[1] <= 0;
176         data_in_bank4[2] <= 0;
177         data_in_bank4[3] <= 0;
178         data_in_bank4[((N-2)*(N-2) + 5)] <= 0;
179         data_in_bank4[((N-2)*(N-2) + 6)] <= 0;
180         data_in_bank4[((N-2)*(N-2) + 7)] <= 0;
181         data_in_bank4[((N-2)*(N-2) + 4)] <= 0;
182     end
183     else begin
184         if (wr_en) begin
185             if (index_wr >= 1 && index_wr < N-1 && counter >= 1 &&
186                 counter < N-1) begin
187                 data_in_bank4[index_bank4] <= data_in;
188                 index_bank4 <= index_bank4 + 1;
189             end
190         end
191     end
192 //bank 5
193 always_ff @(posedge clk) begin
194     if (!rst_n) begin
195         index_bank5 <= 5;
196         data_in_bank5[0] <= 0;
197         data_in_bank5[1] <= 0;
198         data_in_bank5[2] <= 0;
199         data_in_bank5[3] <= 0;
200         data_in_bank5[4] <= 0;
201         data_in_bank5[((N-2)*(N-2) + 6)] <= 0;
202         data_in_bank5[((N-2)*(N-2) + 7)] <= 0;
203         data_in_bank5[((N-2)*(N-2) + 5)] <= 0;
204     end
205     else begin
206         if (wr_en) begin
207             if (index_wr >= 2 && index_wr < N && counter >= 1 &&
208                 counter < N-1) begin
209                 data_in_bank5[index_bank5] <= data_in;
210                 index_bank5 <= index_bank5 + 1;
211             end
212         end
213     end
214 //bank 6
215 always_ff @(posedge clk) begin
216     if (!rst_n) begin
217         index_bank6 <= 6;
218         data_in_bank6[0] <= 0;
219         data_in_bank6[1] <= 0;
220         data_in_bank6[2] <= 0;
221         data_in_bank6[3] <= 0;
222         data_in_bank6[4] <= 0;

```

```

223     data_in_bank6[5] <= 0;
224     data_in_bank6[(N-2)*(N-2) + 7] <= 0;
225     data_in_bank6[(N-2)*(N-2) + 6] <= 0;
226   end
227   else begin
228     if (wr_en) begin
229       if (index_wr >= 0 && index_wr < N-2 && counter >= 2 &&
230         counter < N) begin
231         data_in_bank6[index_bank6] <= data_in;
232         index_bank6 <= index_bank6 + 1;
233       end
234     end
235   end
236 //bank 7
237 always_ff @(posedge clk) begin
238   if (!rst_n) begin
239     index_bank7 <= 7;
240     data_in_bank7[0] <= 0;
241     data_in_bank7[1] <= 0;
242     data_in_bank7[2] <= 0;
243     data_in_bank7[3] <= 0;
244     data_in_bank7[4] <= 0;
245     data_in_bank7[5] <= 0;
246     data_in_bank7[6] <= 0;
247     data_in_bank7[(N-2)*(N-2) + 7] <= 0;
248   end
249   else begin
250     if (wr_en) begin
251       if (index_wr >= 1 && index_wr < N-1 && counter >= 2 &&
252         counter < N) begin
253         data_in_bank7[index_bank7] <= data_in;
254         index_bank7 <= index_bank7 + 1;
255       end
256     end
257   end
258 //bank 8
259 always_ff @(posedge clk) begin
260   if (!rst_n) begin
261     index_bank8 <= 8;
262     data_in_bank8[0] <= 0;
263     data_in_bank8[1] <= 0;
264     data_in_bank8[2] <= 0;
265     data_in_bank8[3] <= 0;
266     data_in_bank8[4] <= 0;
267     data_in_bank8[5] <= 0;
268     data_in_bank8[6] <= 0;
269     data_in_bank8[7] <= 0;
270   end
271   else begin
272     if (wr_en) begin
273       if (index_wr >= 2 && index_wr < N && counter >= 2 &&
274         counter < N) begin
275         data_in_bank8[index_bank8] <= data_in;
276         index_bank8 <= index_bank8 + 1;
277       end
278     end
279   end

```

```

278         end
279     end
280     always_comb begin
281         data_out = done ? '0 : {data_in_bank8[index_rd],
282                             data_in_bank7[index_rd],
283                             data_in_bank6[index_rd],
284                             data_in_bank5[index_rd],
285                             data_in_bank4[index_rd],
286                             data_in_bank3[index_rd],
287                             data_in_bank2[index_rd],
288                             data_in_bank1[index_rd],
289                             data_in_bank0[index_rd]};
290     end
291 endmodule

```

## 5.4 Output Buffer (rtl/output\_buffer.sv)

Listing 4: Output buffering module ('rtl/output\_buffer.sv')

```

1  `define OUTPUT_SIZE 14
2  module output_buffer(
3      input logic clk,
4      input logic rst_n,
5      input logic [7:0] data_in,
6      input logic wr_en,
7      input logic rd_en,
8      output logic [7:0] data_out,
9      output logic ready,
10     output logic done
11 );
12
13 // Memory banks
14 logic [7:0] output_bank0 ['OUTPUT_SIZE * 'OUTPUT_SIZE-1:0];
15
16 // Write and read address counters
17 logic [$clog2('OUTPUT_SIZE * 'OUTPUT_SIZE)-1:0] wr_addr;
18 logic [$clog2('OUTPUT_SIZE * 'OUTPUT_SIZE)-1:0] rd_addr;
19
20
21 // Write logic
22 always_ff @(posedge clk) begin
23     if (!rst_n) begin
24         wr_addr <= 0;
25         ready <= 0;
26     end else if (wr_en) begin
27         output_bank0[wr_addr] <= data_in;
28         wr_addr <= wr_addr + 1;
29         if (wr_addr == 'OUTPUT_SIZE * 'OUTPUT_SIZE-1) begin
30             ready <= 1;
31         end
32     end
33     else begin
34         ready <= 0; // Reset ready when not writing
35     end
36 end
37 else if (done) begin
38     wr_addr <= 0;

```

```

39         ready <= 0; // Reset ready when done
40     end
41 end
42
43 // Read logic
44 always_ff @(posedge clk) begin
45     if (!rst_n) begin
46         rd_addr <= 0;
47         done <= 0;
48     end else if (rd_en) begin
49         rd_addr <= rd_addr + 1;
50         if (rd_addr == `OUTPUT_SIZE * `OUTPUT_SIZE-1) begin
51             done <= 1; // Indicate that reading is done
52         end else begin
53             done <= 0; // Reset done when not reading
54         end
55     end if (!ready) begin
56         rd_addr <= 0;
57         done <= 0; // Reset done when not ready
58     end
59 end
60
61 // Output logic
62 always_comb begin
63     if (rd_en && (rd_addr < `OUTPUT_SIZE*`OUTPUT_SIZE)) begin
64         data_out = output_bank0[rd_addr];
65     end else begin
66         data_out = 8'b0; // Default value when not reading
67     end
68 end
69 endmodule

```

## 5.5 PE Array Top (rtl/PE\_array.v)

Listing 5: 9×1 PE array top level ('rtl/PE\_array.v')

```

1
2
3 module PE_array #(
4
5     parameter num1 = 9,
6
7     parameter num2 = 1
8 )(
9
10
11     // interface to system
12     input wire CLK,                                // CLK = 200MHz
13     input wire RESET,                             // RESET, Negedge is active
14     input wire EN,                               // enable signal for the
15     accelerator, high for active
16     input wire W_EN,                            // enable weight to flow
17
18
19     input wire [num1*8-1:0] active_left,
20     input wire [num2*8-1:0] in_weight_above,

```

```

21     output wire [num2*8-1:0] out_weight_final,
22     output wire [num2*16-1:0] out_sum_final
23
24
25
26 ifdef DEBUG
27
28     , output wire [num1*8-1:0] active_right
29
30 endif
31 );
32
33
34
35
36 // 
37
38 wire [num2*8-1:0] weight_connections[num1:0];
39
40 wire [num2*16-1:0] sum_connections[num1:0];
41
42
43 //
44
45
46 assign sum_connections[0] = {(num2*16){1'b0}};
47
48 assign weight_connections[0] = in_weight_above;
49
50
51 //
52
53
54 assign out_sum_final = sum_connections[num1];
55
56 assign out_weight_final = weight_connections[num1];
57
58
59 //          PE_row
60
61 genvar gi;
62
63 generate
64
65     for (gi = 0; gi < num1; gi = gi + 1) begin: label
66
67         PE_row #(
68             .num(num2)
69
70             ) PE_row_unit (
71
72                 .CLK(CLK),
73
74                 .RESET(RESET),
75
76                 .EN(EN),
77
78

```

```

79     .W_EN(W_EN),
80
81     .active_left(active_left[(gi+1)*8-1:gi*8]),
82
83     .in_sum(sum_connections[gi]),
84
85     .out_sum(sum_connections[gi+1]),
86
87     .in_weight_above(weight_connections[gi]),
88
89     .out_weight_below(weight_connections[gi+1])
90
91     'ifdef DEBUG
92
93         , .out_active_right(active_right[(gi+1)*8-1:gi*8])
94
95     'endif
96
97 );
98
99
100    end
101
102  endgenerate
103
104
105
106 endmodule

```

## 5.6 PE Row Wrapper (rtl/PE\_row.v)

Listing 6: PE row wrapper ('rtl/PE\_row.v')

```

1  module PE_row #((
2     parameter num = 9
3 )(
4     //
5     input wire CLK,
6     input wire RESET,
7     input wire EN,
8     input wire W_EN,
9
10    // P   E
11    input wire signed [7:0] active_left,
12    input wire [num*8-1:0] in_weight_above,
13    output wire [num*8-1:0] out_weight_below,
14    input wire [num*16-1:0] in_sum,
15    output wire [num*16-1:0] out_sum
16
17    'ifdef DEBUG
18        , output wire [num*8-1:0] out_active_right
19    'endif
20 );
21
22    //
23    wire [num*8-1:0] active_right;
24

```

```

25  'ifdef DEBUG
26      assign out_active_right = active_right;
27  'endif
28
29  genvar gi;
30  generate
31      for (gi = 0; gi < num; gi = gi + 1) begin: label
32          if (gi == 0) begin
33              PE PE_unit (
34                  .CLK(CLK),
35                  .RESET(RESET),
36                  .EN(EN),
37                  .W_EN(W_EN),
38                  .active_left(active_left),
39                  .active_right(active_right[8*(gi+1)-1:8*gi]),
40                  .in_sum(in_sum[16*(gi+1)-1:16*gi]),
41                  .out_sum(out_sum[16*(gi+1)-1:16*gi]),
42                  .in_weight_above(in_weight_above[8*(gi+1)-1:8*gi]),
43                  .out_weight_below(out_weight_below[8*(gi+1)-1:8*gi]
44                      ])
45          );
46      end else begin
47          PE PE_unit (
48              .CLK(CLK),
49              .RESET(RESET),
50              .EN(EN),
51              .W_EN(W_EN),
52              .active_left(active_right[8*gi-1:8*(gi-1)]),
53              .active_right(active_right[8*(gi+1)-1:8*gi]),
54              .in_sum(in_sum[16*(gi+1)-1:16*gi]),
55              .out_sum(out_sum[16*(gi+1)-1:16*gi]),
56              .in_weight_above(in_weight_above[8*(gi+1)-1:8*gi]),
57              .out_weight_below(out_weight_below[8*(gi+1)-1:8*gi]
58                  ])
59      );
60  endgenerate
61
62 endmodule

```

## 5.7 Single PE Unit (rtl/PE.v)

Listing 7: Single PE unit ('rtl/PE.v')

```

1 module PE(
2     // interface to system
3     input wire CLK,                                // CLK = 200MHz
4     input wire RESET,                             // RESET, Negedge is active
5     input wire EN,                               // enable signal for the
6         accelerator, high for active
7     input wire W_EN,                            // enable weight to flow
8     // interface to PE row .....
9     input wire signed [7:0] active_left,
10    output reg signed [7:0] active_right,
11    input wire signed [15:0] in_sum,
12    output wire signed [15:0] out_sum,

```

```

12     input wire signed [7:0] in_weight_above ,
13     output wire signed [7:0] out_weight_below
14 );
15
16 /**
17  wire signed [7:0] weight_next , weight_q;
18  wire signed [7:0] input_next , input_q;
19
20  wire signed [15:0] sum_next , sum_q;
21
22  wire signed [15:0] out_next , out_q;
23
24 /**
25  assign input_next = EN ? active_left : input_q;
26
27 /**
28  assign sum_next = EN ? in_sum : sum_q;
29
30 /**
31  assign weight_next = (EN && W_EN) ? in_weight_above : weight_q;
32
33 /**
34  wire signed [19:0] mul_result;
35  assign mul_result = weight_q * input_q;
36
37 /**
38  wire signed [19:0] add_result;
39  assign add_result = mul_result + in_sum;
40
41 /**
42  assign out_next = EN ? add_result[19:4] : out_q;
43
44 // active_right (           always
45 always @ (posedge CLK) begin
46   active_right <= input_q;
47 end
48
49
50 assign out_sum = out_q;
51 assign out_weight_below = weight_q;
52
53 /**
54 dffr #( .WIDTH(8)) input_reg (
55   .clk(CLK),
56   .rst_n(RESET),
57   .d(input_next),
58   .q(input_q)
59 );
60
61 dffr #( .WIDTH(8)) weight_reg (
62   .clk(CLK),
63   .rst_n(RESET),
64   .d(weight_next),
65   .q(weight_q)
66 );
67
68 dffr #( .WIDTH(16)) sum_reg (
69   .clk(CLK),

```

```

70      .rst_n(RESET),
71      .d(sum_next),
72      .q(sum_q)
73  );
74
75  dffr #(WIDTH(16)) out_reg (
76    .clk(CLK),
77    .rst_n(RESET),
78    .d(out_next),
79    .q(out_q)
80  );
81
82
83 endmodule

```

## 5.8 Top-level Wrapper (rtl/top.sv)

Listing 8: Top-level integration wrapper ('rtl/top.sv')

```

1  define N 16          // input img size
2  define Col 8         // weight column
3  define Row 8         // weight row
4
5 // Input need to re-order in the buffer, so there would be no need to
6 // has the col and row.
7 // 16'h0000           : img_size
8 // 16'h0001-16'h0046 : weight_data
9 // 16'h0050-16'h2050 : input_data
10
11
12 // Why we don't use the addr map here?
13 // we don't really need to store the data in the top, but guide the
14 // data to the correct buffer.
15 // 4'h0: img_size
16 // 4'h1: weight_data
17 // 4'h2: input_data
18 // 4'h3: output_ready
19 // 4'h4: output_data
20
21 module top(
22   input logic clk,
23   input logic reset,
24   input logic [7:0] data_in ,
25   input logic write ,
26   input logic read ,
27   input logic [3:0] addr ,
28   input logic chipselect ,
29   output logic [7:0] data_out
30 );
31   logic [7:0] img_size;
32   logic [7:0] input_data;
33   logic [7:0] weight_data;
34   logic [7:0] output_data;
35   logic input_ld_en;
36   logic weight_ld_en;
37   logic output_sw_en;

```

```

38 logic [71:0] input_data_buffer;
39 logic [7:0] weight_data_buffer;
40 logic [15:0] output_data_pe;
41 logic input_ready;
42 logic weight_ready;
43 logic output_ready;
44 logic input_done;
45 logic weight_done;
46 logic output_done;
47 logic input_start;
48 logic weight_start;
49 logic output_start;
50 // iowrite
51 always_ff @(posedge clk) begin
52     if (reset) begin
53         img_size <= 16; // set default to 16
54         input_data <= 0;
55         weight_data <= 0;
56         input_ld_en <= 0;
57         weight_ld_en <= 0;
58     end
59     else begin
60         if (chipselect && write) begin
61             case (addr)
62                 4'h0: begin
63                     img_size <= data_in;
64                     weight_ld_en <= 0;
65                     input_ld_en <= 0;
66                 end
67                 4'h1: begin
68                     weight_data <= data_in;
69                     weight_ld_en <= 1;
70                     input_ld_en <= 0;
71                 end
72                 4'h2: begin
73                     input_data <= data_in;
74                     input_ld_en <= 1;
75                     weight_ld_en <= 0;
76                 end
77                 default: begin
78                     weight_ld_en <= 0;
79                     input_ld_en <= 0;
80                 end
81             endcase
82         end
83         else begin
84             weight_ld_en <= 0;
85             input_ld_en <= 0;
86         end
87     end
88 end
89 // ioread
90 logic read_latched;
91 logic read_prev; // read signal in the previous clock cycle
92
93 always_ff @(posedge clk) begin
94     if (reset) begin
95         read_latched <= 0;

```

```

96         read_prev <= 0;
97     end
98     else begin
99         // keep read latched until read is toggle
100        if (chipselect && read && !read_prev) begin
101            read_latched <= 1;
102        end
103        else begin
104            read_latched <= 0;
105        end
106        read_prev <= read;
107    end
108 end
109 always_ff @(posedge clk) begin
110     if (reset) begin
111         data_out <= 0;
112         output_sw_en <= 0;
113     end
114     else begin
115         if (chipselect && read && !read_prev) begin
116             case (addr)
117                 4'h3: begin
118                     output_sw_en <= 0;
119                     data_out <= output_ready;
120                 end
121                 4'h4: begin
122                     output_sw_en <= 1;
123                     data_out <= output_data;
124                 end
125                 default: begin
126                     data_out <= 0;
127                     output_sw_en <= 0;
128                 end
129             endcase
130         end
131         else begin
132             output_sw_en <= 0;
133         end
134     end
135 end
136
137 // Instantiate the buffer
138 input_buffer input_buffer_inst(
139     .clk(clk),
140     .rst_n(!reset),
141     .data_in(input_data),
142     .rd_en(input_start),
143     .wr_en(input_ld_en),
144     .data_out(input_data_buffer),
145     .ready(input_ready),
146     .done(input_done)
147 );
148
149 weight_buffer weight_buffer_inst(
150     .clk(clk),
151     .rst_n(!reset),
152     .data_in(weight_data),
153     .rd_en(weight_start),

```

```

154     .wr_en(weight_ld_en),
155     .data_out(weight_data_buffer),
156     .ready(weight_ready),
157     .done(weight_done)
158 );
159 output_buffer output_buffer_inst(
160     .clk(clk),
161     .rst_n(!reset),
162     .data_in(output_data_pe[15:8]),
163     .rd_en(output_sw_en),
164     .wr_en(output_start),
165     .data_out(output_data),
166     .ready(output_ready),
167     .done(output_done)
168 );
169 ctrl ctrl_inst(
170     .clk(clk),
171     .rst_n(!reset),
172     .input_data_ready(input_ready),
173     .input_data(input_data_buffer),
174     .weight_data_ready(weight_ready),
175     .weight_data(weight_data_buffer),
176     .output_start(output_start),
177     .input_start(input_start),
178     .weight_start(weight_start),
179     .output_data(output_data_pe)
180 );
181
182 endmodule

```

## 5.9 Weight Buffer (rtl/weight\_buffer.sv)

Listing 9: Weight buffering module ('rtl/weight\_buffer.sv')

```

1 define WEIGHT_DEPTH 9
2 module weight_buffer(
3     input logic clk,
4     input logic rst_n,
5     input logic [7:0] data_in,
6     input logic wr_en,
7     input logic rd_en,
8     output logic [7:0] data_out,
9     output logic ready,
10    output logic done
11 );
12
13 // Memory banks
14 logic [7:0] weight_bank0 ['WEIGHT_DEPTH-1:0];
15
16 // Write and read address counters
17 logic [$clog2('WEIGHT_DEPTH)-1:0] wr_addr;
18 logic [$clog2('WEIGHT_DEPTH)-1:0] rd_addr;
19
20
21 // Write logic
22 always_ff @(posedge clk) begin

```

```

24     if (!rst_n) begin
25         wr_addr <= 0;
26         ready <= 0;
27     end else if (wr_en) begin
28         weight_bank0[wr_addr] <= data_in;
29         wr_addr <= wr_addr + 1;
30         if (wr_addr == 'WEIGHT_DEPTH - 1) begin
31             ready <= 1;
32         end
33     else begin
34         ready <= 0; // Reset ready when not writing
35     end
36 end
37
38 // Read logic
39 always_ff @(posedge clk) begin
40     if (!rst_n) begin
41         rd_addr <= 0;
42         done <= 0;
43     end else if (rd_en) begin
44         rd_addr <= rd_addr + 1;
45         if (rd_addr == 'WEIGHT_DEPTH - 1) begin
46             done <= 1; // Indicate that reading is done
47         end else begin
48             done <= 0; // Reset done when not reading
49         end
50     end
51     else if (!ready) begin
52         rd_addr <= 0;
53         done <= 0; // Reset done when not ready
54     end
55 end
56
57 // Output logic
58 always_comb begin
59     if (rd_en && (rd_addr < 'WEIGHT_DEPTH)) begin
60         data_out = weight_bank0[rd_addr];
61     end else begin
62         data_out = 8'b0; // Default value when not reading
63     end
64 end
65
66 endmodule

```

## 5.10 Golden-model Comparison Script (test/comparison.py)

Listing 10: Golden-model comparison script ('test/comparison.py')

```

1 import numpy as np
2 import matplotlib.pyplot as plt
3 from scipy.signal import convolve2d
4

```

```

5  IMG_SIZE = 16
6  SV_OUTPUT_SIZE = 14
7  INPUT_PATH = r"D:\output.txt.txt"
8
9  def generate_pattern(pattern_type):
10     img = np.zeros((IMG_SIZE, IMG_SIZE), dtype=np.uint8)
11
12     if pattern_type == 2: #
13         for i in range(IMG_SIZE):
14             val = 127 if (i // 3) % 2 == 1 else 0
15             img[i, :] = val
16     elif pattern_type == 3: #
17         for j in range(IMG_SIZE):
18             val = 127 if (j // 3) % 2 == 1 else 0
19             img[:, j] = val
20     elif pattern_type == 4: #
21         pattern_flat = [0,0,0,0,0,0,127,127,127,127,0,0,0,0,0,0] * 16
22         img = np.array(pattern_flat, dtype=np.uint8).reshape((IMG_SIZE,
23                                         IMG_SIZE))
24     else:
25         raise ValueError("Only pattern_type 2, 3, 4 are supported")
26     return img
27
28 def load_sv_multiple_outputs(filepath, output_size):
29     with open(filepath, 'r') as f:
30         lines = f.readlines()
31     blocks = []
32     current_block = []
33     for line in lines:
34         line = line.strip()
35         if not line or set(line) == {'/'}:
36             if current_block and len(current_block) == output_size *
37                 output_size:
38                 array = np.array(current_block, dtype=np.uint16).astype
39                     (np.int16)
40                 blocks.append(array.reshape((output_size, output_size)))
41             current_block = []
42         else:
43             values = [int(x) for x in line.split()]
44             current_block.extend(values)
45     if current_block and len(current_block) == output_size *
46         output_size:
47         array = np.array(current_block, dtype=np.uint16).astype(np.
48             int16)
49         blocks.append(array.reshape((output_size, output_size)))
50     return blocks
51
52 def apply_sobel_fixedpoint(img, direction='x'):
53     if direction == 'x':
54         kernel = np.array([[-1, 0, 1], [-2, 0, 2], [-1, 0, 1]], dtype=
55             np.int16)
56     elif direction == 'y':
57         kernel = np.array([[-1, -2, -1], [0, 0, 0], [1, 2, 1]], dtype=
58             np.int16)
59     else:
60         raise ValueError("Direction must be 'x' or 'y'")
61     img_int = img.astype(np.int16)

```

```

55     result = convolve2d(img_int, kernel, mode='valid', boundary='symm')
56     result = np.clip(result, -32768, 32767).astype(np.int16)
57     return result
58
59 def normalize_to_uint8(img, use_abs=True):
60     if use_abs:
61         img = np.abs(img)
62     img_norm = (img - img.min()) / np.ptp(img) * 255
63     return np.clip(img_norm, 0, 255).astype(np.uint8)
64
65 def compare_results(sv, py):
66     diff = sv.astype(np.int32) - py.astype(np.int32)
67     abs_diff = np.abs(diff)
68     return abs_diff
69
70 def visualize_all_comparisons(original_images, sv_conv_images,
71     error_maps, pattern_ids):
72     num_patterns = len(original_images)
73     fig, axs = plt.subplots(num_patterns, 3, figsize=(12, 3 * num_patterns))
74     for i in range(num_patterns):
75         img = np.pad(original_images[i], pad_width=1, mode='constant',
76             constant_values=0)
77         conv = np.pad(sv_conv_images[i], pad_width=1, mode='constant',
78             constant_values=0)
79         err = np.pad(error_maps[i], pad_width=1, mode='constant',
80             constant_values=0)
81
82         axs[i][0].imshow(img, cmap='gray', vmin=0, vmax=127)
83         axs[i][0].set_title(f'Pattern {pattern_ids[i]} - Original')
84         axs[i][0].axis('off')
85
86         axs[i][1].imshow(conv, cmap='gray', vmin=0, vmax=255)
87         axs[i][1].set_title(f'Pattern {pattern_ids[i]} - SV Convolution')
88         axs[i][1].axis('off')
89
90         axs[i][2].imshow(err, cmap='hot')
91         axs[i][2].set_title(f'Pattern {pattern_ids[i]} - Error Map')
92         axs[i][2].axis('off')
93
94     plt.tight_layout()
95     plt.savefig('compare_all_patterns.png')
96     plt.show()
97
98 if __name__ == '__main__':
99     sv_outputs = load_sv_multiple_outputs(INPUT_PATH, output_size=
100         SV_OUTPUT_SIZE)
101
102     pattern_ids = [1, 2, 3]
103     pattern_types = [2, 3, 4]
104     original_images = []
105     sv_conv_images = []
106     error_maps = []
107
108     for idx in range(len(pattern_types)):
109         img = generate_pattern(pattern_types[idx])
110         direction = 'y' if pattern_types[idx] == 2 else 'x'

```

```

106     py_conv = apply_sobel_fixedpoint(img, direction=direction)
107     sv_raw = sv_outputs[idx]
108
109     sv_img = normalize_to_uint8(sv_raw, use_abs=True)
110
111     original_images.append(img)
112     sv_conv_images.append(sv_img)
113
114
115     visualize_all_comparisons(original_images, sv_conv_images,
116         error_maps, pattern_ids)

```

## 5.11 Input Buffer Testbench (test/inputbuffer\_PE\_tb.sv)

Listing 11: Input buffer testbench ('test/inputbuffer\_PE\_tb.sv')

```

1  `timescale 1ns/100ps
2  `define N 16
3
4  module testbench;
5      // Test parameters
6      localparam CLK_PERIOD = 10; // 10ns for 100MHz clock
7
8      // System signals
9      logic clk;
10     logic rst_n;
11     logic en;
12     logic w_en;
13
14     // Input buffer signals
15     logic [7:0] data_in;
16     logic rd_en;
17     logic wr_en;
18     logic [7:0] data_out [0:8];
19     logic buffer_done;
20
21     // PE array signals
22     wire [9*8-1:0] active_left;
23     wire [1*8-1:0] in_weight_above;
24     wire [1*8-1:0] out_weight_final;
25     wire [1*16-1:0] out_sum_final;
26
27     // Test control signals
28     int errors = 0;
29     int total_tests = 0;
30
31     // Internal storage to track input/output values
32     logic [7:0] input_values ['N*'N];
33     logic [1*16-1:0] output_values [(N-2)*(N-2)];
34     int output_index = 0;
35
36     // Connect input buffer outputs to PE array inputs
37     genvar i;
38     generate
39         for (i = 0; i < 9; i++) begin
40             assign active_left[(i+1)*8-1:i*8] = data_out[i];

```

```

41         end
42     endgenerate
43
44 // Clock generation
45 initial begin
46     clk = 0;
47     forever #(CLK_PERIOD/2) clk = ~clk;
48 end
49
50 // Use a constant weight for predictable results
51 assign in_weight_above = 8'b01000000; //
52
53 // Instantiate input buffer
54 input_buffer input_buffer_inst (
55     .clk(clk),
56     .rst_n(rst_n),
57     .data_in(data_in),
58     .rd_en(rd_en),
59     .wr_en(wr_en),
60     .data_out(data_out),
61     .done(buffer_done)
62 );
63
64 // Instantiate PE array
65 PE_array #(
66     .num1(9),
67     .num2(1)
68 ) pe_array_inst (
69     .CLK(clk),
70     .RESET(rst_n),
71     .EN(en),
72     .W_EN(w_en),
73     .active_left(active_left),
74     .in_weight_above(in_weight_above),
75     .out_weight_final(out_weight_final),
76     .out_sum_final(out_sum_final)
77 );
78
79 // Task to initialize the testbench
80 task initialize();
81     // Initialize signals
82     rst_n = 1;
83     en = 0;
84     w_en = 0;
85     rd_en = 0;
86     wr_en = 0;
87     data_in = 0;
88
89     // Apply reset
90     #(CLK_PERIOD*2);
91     rst_n = 0;
92     #(CLK_PERIOD*20);
93     rst_n = 1;
94
95     // Enable modules
96     #(CLK_PERIOD);
97     en = 1;
98 endtask

```

```

99
100 // Task to generate test data
101 task generate_test_data();
102     // Initialize with some pattern for predictable testing
103     for (int i = 0; i < 'N*N; i++) begin
104         input_values[i] = (i % 256) + 1; // Values 1-16 repeating
105     end
106 endtask
107
108 // Task to write data to input buffer
109 task write_to_buffer();
110     @(posedge clk);
111     wr_en = 1;
112
113     $display("Starting to write data to input buffer");
114     for (int i = 0; i < 'N*N; i++) begin
115         data_in = input_values[i];
116         $display("Writing data[%0d] = %0d", i, data_in);
117         @(posedge clk);
118     end
119
120     wr_en = 0;
121     $display("Finished writing data to input buffer");
122 endtask
123
124 task load_weights();
125     $display("Loading weights into PE array");
126     @(posedge clk);
127     w_en = 1;
128
129     repeat (20) @(posedge clk);
130
131     w_en = 0;
132     $display("Weights loaded and fixed");
133 endtask
134
135 // Task to read from input buffer and process through PE array
136 task process_data();
137     // Wait a few cycles for data propagation
138     #(CLK_PERIOD*5);
139
140     $display("Starting to read and process data");
141     @(posedge clk);
142     rd_en = 1;
143     w_en = 0;
144     // Capture output values while reading
145     output_index = 0;
146
147     // Wait for processing to complete
148     while (!buffer_done) begin
149         @(posedge clk);
150         if (rd_en) begin
151             // Store output for verification
152             output_values[output_index] = out_sum_final;
153             $display("Cycle %0d: Reading out_sum_final = %0d",
154                 output_index, out_sum_final);
155             output_index = output_index + 1;
156         end

```

```

156     end
157
158     // Continue a few more cycles to get final outputs
159     for (int i = 0; i < 10; i++) begin
160         @(posedge clk);
161         if (output_index < ('N-2)*('N-2)) begin
162             output_values[output_index] = out_sum_final;
163             $display("Final cycle %0d: Reading out_sum_final = %0d"
164                     , output_index, out_sum_final);
165             output_index = output_index + 1;
166         end
167     end
168
169     rd_en = 0;
170     $display("Finished reading and processing data");
171 endtask
172
173 // Task to verify results
174 task verify_results();
175     logic [15:0] expected;
176     logic [15:0] actual;
177     int valid_outputs;
178
179     $display("\n===== VERIFICATION RESULTS =====");
180     valid_outputs = ('N-2)*('N-2);
181     // Check only valid outputs (depends on your specific
182     // architecture)
183     for (int i = 0; i < valid_outputs; i++) begin
184         // Calculate expected output
185         // For this simple example, we're multiplying each input by
186         // the weight (5)
187         // In your real design, you'll need to implement the proper
188         // convolution calculation
189         expected = input_values[i] * 5; // Simplified for testing
190         actual = output_values[i];
191
192         total_tests++;
193
194         if (actual != expected) begin
195             $display("ERROR: Output[%0d] = %0d, Expected = %0d", i,
196                     actual, expected);
197             errors++;
198         end else begin
199             $display("PASS: Output[%0d] = %0d, Expected = %0d", i,
200                     actual, expected);
201         end
202     end
203
204     // Print summary
205     $display("\n===== TEST SUMMARY =====");
206     $display("Total tests: %0d", total_tests);
207     $display("Passed: %0d", total_tests - errors);
208     $display("Failed: %0d", errors);
209
210     if (errors == 0) begin
211         $display("TEST PASSED: All outputs match expected values");
212     end else begin

```

```

207         $display("TEST FAILED: Some outputs did not match expected
208             values");
209     end
210 endtask
211
212 // Main test sequence
213 initial begin
214     // Setup waveform dumping for ModelSim
215     $dumpfile("waveform.vcd");
216     $dumpvars(0, testbench);
217
218     // Initialize testbench
219     initialize();
220
221     // Generate test data
222     generate_test_data();
223
224     load_weights();
225
226     // Write data to input buffer
227     write_to_buffer();
228
229     // Process data through PE array
230     process_data();
231
232     // Verify results
233     verify_results();
234
235     // End simulation
236     #(CLK_PERIOD*10);
237     $finish;
238 end
239
240 // Monitor signals for debugging
241 initial begin
242     $monitor("Time: %t, Buffer Done: %b, OutSum: %h, OutWeight: %h"
243             ,
244             $time, buffer_done, out_sum_final, out_weight_final);
245 end
246
247 endmodule

```

## 5.12 ModelSim Run Script for Buffer PE (test/rumsim\_buffer\_PE.do)

Listing 12: ModelSim run script for buffer PE ('test/rumsim\_buffer\_PE.do')

```

1 ######
2 #  Modelsim do file to run simulation for Control
3 #####
4 #Setup
5 vlib work
6 vmap work work
7
8 #Include Netlist and Testbench
9 vlog +acc -incr ../../rtl/dffr.v
10 vlog +acc -incr ../../rtl/PE_array.v
11 vlog +acc -incr ../../rtl/PE_row.v

```

```

12 vlog +acc -incr ../../rtl/PE.v
13 vlog +acc -incr ../../rtl/input_buffer.sv
14 vlog +acc -incr inputbuffer_PE_tb.sv
15
16 #Run Simulator
17 vsim -voptargs=+acc -t ps -lib work testbench
18
19
20 do wave_inputbuffer_PE.do
21
22
23 #
24 run -all

```

### 5.13 ModelSim Run Script for Top Level (test/runsim\_top.do)

Listing 13: ModelSim run script for top level ('test/runsim\_top.do')

```

1 ######
2 # Modelsim do file to run simulation for Control
3 #####
4 #Setup
5 vlib work
6 vmap work work
7
8 #Include Netlist and Testbench
9 vlog +acc -incr ../../rtl/dffr.v
10 vlog +acc -incr ../../rtl/PE_array.v
11 vlog +acc -incr ../../rtl/PE_row.v
12 vlog +acc -incr ../../rtl/PE.v
13 vlog +acc -incr ../../rtl/input_buffer.sv
14 vlog +acc -incr ../../rtl/output_buffer.sv
15 vlog +acc -incr ../../rtl/weight_buffer.sv
16 vlog +acc -incr ../../rtl/top.sv
17 vlog +acc -incr ../../rtl/ctrl.sv
18 vlog +acc -incr top_tb.sv
19
20 #Run Simulator
21 vsim -voptargs=+acc -t ps -lib work top_tb
22
23
24 do wave_top.do
25
26
27 #
28 run -all

```

### 5.14 End-to-end Testbench (test/top\_tb.sv)

Listing 14: End-to-end SystemVerilog testbench ('test/top\_tb.sv')

```

1 `timescale 1ns/1ps
2 `define N 16
3
4 module top_tb;
5

```

```

6   // Top module signals
7   logic clk;
8   logic reset;
9   logic [7:0] data_in;
10  logic write;
11  logic read;
12  logic [3:0] addr;
13  logic chipselect;
14  logic [7:0] data_out;
15
16  // Clock period parameter
17  parameter CLK_PERIOD = 10; // 10ns = 100MHz
18
19  // Test data parameters
20  parameter IMG_SIZE = 'N;           // 16x16 image
21  parameter INPUT_SIZE = IMG_SIZE * IMG_SIZE; // input size
22  parameter WEIGHT_SIZE = 3 * 3; // 3x3 kernel
23  parameter OUTPUT_SIZE = (IMG_SIZE - 3 + 1) * (IMG_SIZE - 3 + 1); //
24    output size = 14x14 = 196
25
26  // Test sequence parameter
27  parameter TEST_SEQUENCE = 1; // 0: weights first then data, 1:
28    data first then weights
29  parameter MAX_WAIT_CYCLES = 5000; // maximum wait cycles
30
31  // Test data
32  logic [7:0] test_input [0:INPUT_SIZE-1];
33  logic [7:0] test_weight [0:WEIGHT_SIZE-1];
34  logic [7:0] test_output [0:OUTPUT_SIZE-1];
35
36  // Convolution results for software simulation (optional)
37  logic [19:0] expected_output [0:OUTPUT_SIZE-1];
38  logic [19:0] sum;
39
40  // Test statistics
41  int output_counter = 0;
42  int cycle_counter = 0;
43  bit test_passed = 1;
44
45  // Instantiate top-level module
46  top DUT (
47    .clk(clk),
48    .reset(reset),
49    .data_in(data_in),
50    .write(write),
51    .read(read),
52    .addr(addr),
53    .chipselect(chipselect),
54    .data_out(data_out)
55  );
56
57  // Clock generation
58  initial begin
59    clk = 0;
60    forever #(CLK_PERIOD/2) clk = ~clk;
61  end
62
63  // Counter

```

```

62     always @(posedge clk) begin
63       if (reset)
64         cycle_counter <= 0;
65       else
66         cycle_counter <= cycle_counter + 1;
67     end
68
69   // Initialize test data
70   initial begin
71     // Initialize input image - using (i*2 + j + 1) % 256 pattern
72     for (int i = 0; i < IMG_SIZE; i++) begin
73       for (int j = 0; j < IMG_SIZE; j++) begin
74         test_input[i*IMG_SIZE + j] = (i*2 + j + 1) % 256;
75       end
76     end
77
78     // Initialize weights - using 10*(i+1) pattern (weights:
79     // 10,20,30,...,90)
80     for (int i = 0; i < WEIGHT_SIZE; i++) begin
81       test_weight[i] = 10*(i+1);
82     end
83
84     // Initialize output array
85     for (int i = 0; i < OUTPUT_SIZE; i++) begin
86       test_output[i] = 0;
87       expected_output[i] = 0;
88     end
89
90     // Pre-calculate expected output (software simulated
91     // convolution)
92     for (int y = 0; y < IMG_SIZE-2; y++) begin
93       for (int x = 0; x < IMG_SIZE-2; x++) begin
94         sum = 0;
95         for (int ky = 0; ky < 3; ky++) begin
96           for (int kx = 0; kx < 3; kx++) begin
97             sum += test_input[(y+ky)*IMG_SIZE + (x+kx)] *
98               test_weight[ky*3 + kx];
99           end
100          end
101          expected_output[y*(IMG_SIZE-2) + x] = sum;
102        end
103      end
104    end
105
106  // **** task
107  // Task: write data
108  task write_data(input [3:0] address, input [7:0] data);
109    @(posedge clk);
110    addr = address;
111    data_in = data;
112    write = 1;
113    chipselect = 1;
114    @(posedge clk);
115    write = 0;
116    chipselect = 0;
117    @(posedge clk); // extra clock cycle

```

```

116    endtask
117
118 // Task: read data
119 task read_data(input [3:0] address, output [7:0] data);
120     @(posedge clk);
121     addr = address;
122     read = 1;
123     chipselect = 1;
124     @(posedge clk);
125     @(posedge clk); // wait for data to stabilize
126     data = data_out;
127     read = 0;
128     chipselect = 0;
129     @(posedge clk); // extra clock cycle
130 endtask
131
132 // Task: wait for completion
133 task wait_for_completion(input int max_cycles);
134     logic [7:0] ready_status;
135     int wait_count;
136
137     do begin
138         wait_count = 0;
139         read_data(4'h3, ready_status);
140         wait_count++;
141
142         if (wait_count % 50 == 0) begin
143             $display("Waiting for output ready... (%0d checks)", wait_count);
144         end
145
146         if (wait_count >= max_cycles) begin
147             $display("Error: wait timed out! Checked %0d times", wait_count);
148             test_passed = 0;
149             break;
150         end
151     end while (ready_status != 8'd1);
152
153     $display("Output ready! After %0d checks, %0d clock cycles",
154             wait_count, cycle_counter);
155 endtask
156
157 // Task: verify output
158 task verify_output();
159     int mismatch_count;
160
161     begin
162         mismatch_count = 0;
163         for (int i = 0; i < OUTPUT_SIZE; i++) begin
164             // Simple check: ensure output is not zero repeatedly
165             if (i > 0 && test_output[i] == 0 && test_output[i-1] == 0) begin
166                 mismatch_count++;
167                 if (mismatch_count <= 5) begin
168                     $display("Warning: output [%0d] and output [%0d] are both zero", i-1, i);
169                 end

```

```

169           end
170       end
171   end
172
173   if (mismatch_count > OUTPUT_SIZE / 2) begin
174       $display("Error: more than half of outputs are zero or
175           abnormal pattern!");
176   end else if (mismatch_count > 0) begin
177       $display("Warning: found %0d suspicious output patterns",
178           mismatch_count);
179   end else begin
180       $display("Output format verification passed!");
181   end
182
183 // Print some sample data for manual check
184 $display("Sample output data:");
185 for (int i = 0; i < 5; i++) begin
186     for (int j = 0; j < 5; j++) begin
187         $write("%4d ", test_output[i*(IMG_SIZE-2) + j]);
188     end
189     $write("\n");
190 end
191 endtask
192
193 //*****main test
194 // Main testbench procedure
195 initial begin
196     // Initialize signals
197     reset = 1;
198     write = 0;
199     read = 0;
200     addr = 0;
201     data_in = 0;
202     chipselect = 0;
203
204     // Reset
205     #(CLK_PERIOD*50);
206     reset = 0;
207     #(CLK_PERIOD*2);
208
209     // Select load sequence based on TEST_SEQUENCE
210     if (TEST_SEQUENCE == 0) begin
211         // Sequence 1: weights first, then input data
212         $display("\nTest Sequence 1: Load weights first, then input
213             data");
214
215         // Step 1: set image size
216         $display("Step 1: Set image size to %0d x %0d", IMG_SIZE,
217             IMG_SIZE);
218         write_data(4'h0, IMG_SIZE);
219
220         // Step 2: load weight data
221         $display("Step 2: Load weight data (3x3 = 9 weights)");
222         for (int i = 0; i < WEIGHT_SIZE; i++) begin
223             write_data(4'h1, test_weight[i]);

```

```

222         $display("  Loaded weight[%0d] = %0d", i, test_weight[i
223             ]);
224
225     // Step 3: load input image data
226     $display("Step 3: Load input image data (%0d pixels)", INPUT_SIZE);
227     for (int i = 0; i < IMG_SIZE; i++) begin
228         for (int j = 0; j < IMG_SIZE; j++) begin
229             write_data(4'h2, test_input[i*IMG_SIZE + j]);
230             if ((i*IMG_SIZE + j) % IMG_SIZE == 0)
231                 $display("  Loading image row %0d/%0d", i+1,
232                         IMG_SIZE);
233         end
234     end else begin
235         // Sequence 2: input data first, then weights
236         $display("\nTest Sequence 2: Load input data first, then
237             weights");
238
239         // Step 1: set image size
240         $display("Step 1: Set image size to %0d x %0d", IMG_SIZE,
241             IMG_SIZE);
242         write_data(4'h0, IMG_SIZE);
243
244         // Step 2: load input image data
245         $display("Step 2: Load input image data (%0d pixels)", INPUT_SIZE);
246         for (int i = 0; i < IMG_SIZE; i++) begin
247             for (int j = 0; j < IMG_SIZE; j++) begin
248                 write_data(4'h2, test_input[i*IMG_SIZE + j]);
249                 if ((i*IMG_SIZE + j) % IMG_SIZE == 0)
250                     $display("  Loading image row %0d/%0d", i+1,
251                         IMG_SIZE);
252             end
253         end
254
255         // Step 3: load weight data
256         $display("Step 3: Load weight data (3x3 = 9 weights)");
257         for (int i = 0; i < WEIGHT_SIZE; i++) begin
258             write_data(4'h1, test_weight[i]);
259             $display("  Loaded weight[%0d] = %0d", i, test_weight[i
260                 ]);
261         end
262     end
263
264     // Step 4: waiting for convolution processing to complete
265     $display("Step 4: Waiting for convolution processing to
266         complete");
267     wait_for_completion(MAX_WAIT_CYCLES);
268
269     // Step 5: read output data
270     $display("Step 5: Read output data (%0d values)", OUTPUT_SIZE);
271     for (int i = 0; i < OUTPUT_SIZE; i++) begin
272         read_data(4'h4, test_output[i]);
273         output_counter++;
274
275         if (i % (IMG_SIZE-2) == 0 && i > 0)

```

```

271         $display("  Reading output row %0d/%0d", i/(IMG_SIZE-2)
272             , (IMG_SIZE-2));
273     end
274
275     // Step 6: verify output results
276     $display("Step 6: Verify output results");
277     verify_output();
278
279     // Test summary
280     $display("\nTest Summary:");
281     $display("  Number of input pixels processed: %0d", INPUT_SIZE)
282         ;
283     $display("  Number of weights used: %0d", WEIGHT_SIZE);
284     $display("  Number of outputs generated: %0d", OUTPUT_SIZE);
285     $display("  Number of outputs read: %0d", output_counter);
286     $display("  Total number of cycles executed: %0d",
287             cycle_counter);
288
289     if (test_passed)
290         $display("\nTest completed: PASSED!");
291     else
292         $display("\nTest completed: FAILED! Please check the above
293             error messages.");
294
295     #(CLK_PERIOD*10);
296     $finish;
297 end
298
299 // Monitor important signals (optional for debugging)
300 initial begin
301     $timeformat(-9, 2, " ns", 20);
302 end
303
304 endmodule

```

## 5.15 Alternative Testbench (test/top\_tb1.sv)

Listing 15: Alternative testbench ('test/top\_tb1.sv')

```

1  `timescale 1ns/1ps
2  `define N 16
3  `define TEST_KERNEL_V
4  `define PATTERN_HORI_STRIPE
5
6  module top_tb;
7
8      // Top module signals
9      logic clk;
10     logic reset;
11     logic [7:0] data_in;
12     logic write;
13     logic read;
14     logic [3:0] addr;
15     logic chipselect;
16     logic [7:0] data_out;
17
18     // Clock period parameter

```

```

19 parameter CLK_PERIOD = 10; // 10ns = 100MHz
20
21 // Test data parameters
22 parameter IMG_SIZE = 'N; // 16x16 image
23 parameter INPUT_SIZE = IMG_SIZE * IMG_SIZE; // input size
24 parameter WEIGHT_SIZE = 3 * 3; // 3x3 kernel
25 parameter OUTPUT_SIZE = (IMG_SIZE - 3 + 1) * (IMG_SIZE - 3 + 1); //
26 // output size = 14x14 = 196
27
28 // Test sequence parameter
29 parameter TEST_SEQUENCE = 0; // 0: weights first then data, 1:
30 // data first then weights
31 parameter MAX_WAIT_CYCLES = 300; // maximum wait cycles
32
33 // Test data
34 logic [7:0] test_input [0:INPUT_SIZE-1];
35 logic signed [7:0] test_weight [0:WEIGHT_SIZE-1];
36 logic [7:0] test_output [0:OUTPUT_SIZE-1];
37
38 // Convolution results for software simulation (optional)
39 logic [19:0] expected_output [0:OUTPUT_SIZE-1];
40 logic [19:0] sum;
41
42 // Test statistics
43 int output_counter = 0;
44 int cycle_counter = 0;
45 bit test_passed = 1;
46
47 // Output capture to txt
48 integer fout;
49 int col_counter = 0;
50 bit output_active = 0;
51 logic prev_output_start;
52
53
54 // Instantiate top-level module
55 top DUT (
56     .clk(clk),
57     .reset(reset),
58     .data_in(data_in),
59     .write(write),
60     .read(read),
61     .addr(addr),
62     .chipselect(chipselect),
63     .data_out(data_out)
64 );
65
66 // Clock generation
67 initial begin
68     clk = 0;
69     forever #(CLK_PERIOD/2) clk = ~clk;
70 end
71
72 // Counter
73 always @(posedge clk) begin

```

```

75     if (reset)
76         cycle_counter <= 0;
77     else
78         cycle_counter <= cycle_counter + 1;
79 end
80
81
82 // Pattern selection
83 initial begin
84     'ifdef PATTERN_HORI_EDGE
85         for (int i = 0; i < IMG_SIZE; i++) begin
86             for (int j = 0; j < IMG_SIZE; j++) begin
87                 if (i < IMG_SIZE/4 || i >= 3*IMG_SIZE/4)
88                     test_input[i*IMG_SIZE + j] = 8'd0;
89                 else
90                     test_input[i*IMG_SIZE + j] = 8'd127;
91             end
92         end
93     'elsif PATTERN_VERT_EDGE
94         for (int i = 0; i < IMG_SIZE; i++) begin
95             for (int j = 0; j < IMG_SIZE; j++) begin
96                 if (j < IMG_SIZE/4 || j >= 3*IMG_SIZE/4)
97                     test_input[i*IMG_SIZE + j] = 8'd0;
98                 else
99                     test_input[i*IMG_SIZE + j] = 8'd127;
100            end
101        end
102    'elsif PATTERN_HORI_STRIPE
103        for (int i = 0; i < IMG_SIZE; i++) begin
104            for (int j = 0; j < IMG_SIZE; j++) begin
105                if ((i / 3) % 2 == 0)
106                    test_input[i*IMG_SIZE + j] = 8'd0;
107                else
108                    test_input[i*IMG_SIZE + j] = 8'd127;
109            end
110        end
111    'elsif PATTERN_VERT_STRIPE
112        for (int i = 0; i < IMG_SIZE; i++) begin
113            for (int j = 0; j < IMG_SIZE; j++) begin
114                if ((j / 3) % 2 == 0)
115                    test_input[i*IMG_SIZE + j] = 8'd0;
116                else
117                    test_input[i*IMG_SIZE + j] = 8'd127;
118            end
119        end
120    'else
121        $fatal("Undefined PATTERN macro");
122    'endif
123 end
124
125 // Kernel selection
126 initial begin
127     'ifdef TEST_KERNEL_H
128         test_weight[0] = -8'sd1;
129         test_weight[1] = 8'sd0;
130         test_weight[2] = 8'sd1;
131         test_weight[3] = -8'sd2;
132         test_weight[4] = 8'sd0;

```

```

133     test_weight[5] = 8'sd2;
134     test_weight[6] = -8'sd1;
135     test_weight[7] = 8'sd0;
136     test_weight[8] = 8'sd1;
137   'elsif TEST_KERNEL_V
138     test_weight[0] = -8'sd1;
139     test_weight[1] = -8'sd2;
140     test_weight[2] = -8'sd1;
141     test_weight[3] = 8'sd0;
142     test_weight[4] = 8'sd0;
143     test_weight[5] = 8'sd0;
144     test_weight[6] = 8'sd1;
145     test_weight[7] = 8'sd2;
146     test_weight[8] = 8'sd1;
147   'else
148     $fatal("Undefined TEST_KERNEL macro");
149   'endif
150 end
151
152
153
154 // Initialize test data
155 initial begin
156   // Initialize input image - using (i*2 + j + 1) % 256 pattern
157   // for (int i = 0; i < IMG_SIZE; i++) begin
158   //   for (int j = 0; j < IMG_SIZE; j++) begin
159   //     test_input[i*IMG_SIZE + j] = (i*2 + j + 1) % 256;
160   //   end
161   // end
162
163   // Initialize weights - using 10*(i+1) pattern (weights:
164   // 10,20,30,...,90)
165   // for (int i = 0; i < WEIGHT_SIZE; i++) begin
166   //   test_weight[i] = 10*(i+1);
167   // end
168   fout = $fopen("output_data.txt", "w");
169   // Initialize output array
170   for (int i = 0; i < OUTPUT_SIZE; i++) begin
171     test_output[i] = 0;
172     expected_output[i] = 0;
173   end
174
175   // Pre-calculate expected output (software simulated
176   // convolution)
177   for (int y = 0; y < IMG_SIZE-2; y++) begin
178     for (int x = 0; x < IMG_SIZE-2; x++) begin
179       sum = 0;
180       for (int ky = 0; ky < 3; ky++) begin
181         for (int kx = 0; kx < 3; kx++) begin
182           sum += test_input[(y+ky)*IMG_SIZE + (x+kx)] *
183             test_weight[ky*3 + kx];
184         end
185       end
186       expected_output[y*(IMG_SIZE-2) + x] = sum;
187     end
188   end
189 end

```

```

188
189
190    always @(posedge clk) begin
191        prev_output_start <= DUT.ctrl_inst.output_start;
192
193        //
194        if (DUT.ctrl_inst.output_start && !prev_output_start) begin
195            output_active = 1;
196            $display("Output phase started at time %t", $time);
197        end
198
199        //
200        if (output_active && DUT.ctrl_inst.output_start) begin
201            $fwrite(fout, "%0d", DUT.ctrl_inst.output_data);
202            col_counter++;
203            if (col_counter < 14)
204                $fwrite(fout, " ");
205            else begin
206                $fwrite(fout, "\n");
207                col_counter = 0;
208            end
209        end
210
211        //
212        if (output_active && !DUT.ctrl_inst.output_start &&
213            prev_output_start) begin
214            $display("Output phase finished at time %t", $time);
215            $fclose(fout);
216            output_active = 0;
217        end
218
219        // **** task
220        // Task: write data
221        task write_data(input [3:0] address, input [7:0] data);
222            @(posedge clk);
223            addr = address;
224            data_in = data;
225            write = 1;
226            chipselect = 1;
227            @(posedge clk);
228            write = 0;
229            chipselect = 0;
230            @(posedge clk); // extra clock cycle
231        endtask
232
233        // Task: read data
234        task read_data(input [3:0] address, output [7:0] data);
235            @(posedge clk);
236            addr = address;
237            read = 1;
238            chipselect = 1;
239            @(posedge clk);
240            @(posedge clk); // wait for data to stabilize
241            data = data_out;
242            read = 0;
243            chipselect = 0;

```

```

244     @(posedge clk); // extra clock cycle
245 endtask
246
247 // Task: wait for completion
248 task wait_for_completion(input int max_cycles);
249     logic [7:0] ready_status;
250     int wait_count;
251
252     do begin
253         wait_count = 0;
254         read_data(4'h3, ready_status);
255         wait_count++;
256
257         if (wait_count % 50 == 0) begin
258             $display("Waiting for output ready... (%0d checks)",
259                     wait_count);
260         end
261
262         if (wait_count >= max_cycles) begin
263             $display("Error: wait timed out! Checked %0d times",
264                     wait_count);
265             test_passed = 0;
266             break;
267         end
268     end while (ready_status != 8'd1);
269
270     $display("Output ready! After %0d checks, %0d clock cycles",
271             wait_count, cycle_counter);
272 endtask
273
274 // Task: verify output
275 task verify_output();
276     int mismatch_count;
277
278     begin
279         mismatch_count = 0;
280         for (int i = 0; i < OUTPUT_SIZE; i++) begin
281             // Simple check: ensure output is not zero repeatedly
282             if (i > 0 && test_output[i] == 0 && test_output[i-1] ==
283                 0) begin
284                 mismatch_count++;
285                 if (mismatch_count <= 5) begin
286                     $display("Warning: output[%0d] and output[%0d]
287                             are both zero", i-1, i);
288                 end
289             end
290         end
291     end
292
293     if (mismatch_count > OUTPUT_SIZE / 2) begin
294         $display("Error: more than half of outputs are zero or
295                 abnormal pattern!");
296         test_passed = 0;
297     end else if (mismatch_count > 0) begin
298         $display("Warning: found %0d suspicious output patterns",
299                 mismatch_count);
300     end else begin
301         $display("Output format verification passed!");

```

```

295     end
296
297     // Print some sample data for manual check
298     $display("Sample output data:");
299     for (int i = 0; i < 5; i++) begin
300         for (int j = 0; j < 5; j++) begin
301             $write("%4d ", test_output[i*(IMG_SIZE-2) + j]);
302         end
303         $write("\n");
304     end
305 endtask
306
307
308 // ****main test
309 // Main testbench procedure
310 initial begin
311     // Initialize signals
312     reset = 0;
313     write = 0;
314     read = 0;
315     addr = 0;
316     data_in = 0;
317     chipselect = 0;
318
319     // Reset
320     #(CLK_PERIOD*50);
321     reset = 1;
322     #(CLK_PERIOD*2);
323     reset = 0;
324     // Select load sequence based on TEST_SEQUENCE
325     if (TEST_SEQUENCE == 0) begin
326         // Sequence 1: weights first, then input data
327         $display("\nTest Sequence 1: Load weights first, then input
328             data");
329
330         // Step 1: set image size
331         $display("Step 1: Set image size to %0d x %0d", IMG_SIZE,
332                 IMG_SIZE);
333         write_data(4'h0, IMG_SIZE);
334
335         // Step 2: load weight data
336         $display("Step 2: Load weight data (3x3 = 9 weights)");
337         for (int i = 0; i < WEIGHT_SIZE; i++) begin
338             write_data(4'h1, test_weight[i]);
339             $display("    Loaded weight[%0d] = %0d", i, test_weight[i]);
340         end
341
342         // Step 3: load input image data
343         $display("Step 3: Load input image data (%0d pixels)",
344                 INPUT_SIZE);
345         for (int i = 0; i < IMG_SIZE; i++) begin
346             for (int j = 0; j < IMG_SIZE; j++) begin
347                 write_data(4'h2, test_input[i*IMG_SIZE + j]);
348                 if ((i*IMG_SIZE + j) % IMG_SIZE == 0)
349                     $display("    Loading image row %0d/%0d", i+1,
350                             IMG_SIZE);

```

```

347         end
348     end
349 end else begin
350     // Sequence 2: input data first, then weights
351     $display("\nTest Sequence 2: Load input data first, then
352         weights");
353
354     // Step 1: set image size
355     $display("Step 1: Set image size to %0d x %0d", IMG_SIZE,
356             IMG_SIZE);
357     write_data(4'h0, IMG_SIZE);
358
359     // Step 2: load input image data
360     $display("Step 2: Load input image data (%0d pixels)",
361             INPUT_SIZE);
362     for (int i = 0; i < IMG_SIZE; i++) begin
363         for (int j = 0; j < IMG_SIZE; j++) begin
364             write_data(4'h2, test_input[i*IMG_SIZE + j]);
365             if ((i*IMG_SIZE + j) % IMG_SIZE == 0)
366                 $display("    Loading image row %0d/%0d", i+1,
367                         IMG_SIZE);
368         end
369     end
370
371     // Step 3: load weight data
372     $display("Step 3: Load weight data (3x3 = 9 weights)");
373     for (int i = 0; i < WEIGHT_SIZE; i++) begin
374         write_data(4'h1, test_weight[i]);
375         $display("    Loaded weight[%0d] = %0d", i, test_weight[i]
376                 );
377     end
378
379     // Step 4: waiting for convolution processing to complete
380     $display("Step 4: Waiting for convolution processing to
381         complete");
382     wait_for_completion(MAX_WAIT_CYCLES);
383
384     // Step 5: read output data
385     $display("Step 5: Read output data (%0d values)", OUTPUT_SIZE);
386     for (int i = 0; i < OUTPUT_SIZE; i++) begin
387         read_data(4'h4, test_output[i]);
388         output_counter++;
389
390         if (i % (IMG_SIZE-2) == 0 && i > 0)
391             $display("    Reading output row %0d/%0d", i/(IMG_SIZE-2)
392                     , (IMG_SIZE-2));
393     end
394
395     // Step 6: verify output results
396     $display("Step 6: Verify output results");
397     verify_output();
398
399     // Test summary
400     $display("\nTest Summary:");
401     $display("    Number of input pixels processed: %0d", INPUT_SIZE)
402             ;
403     $display("    Number of weights used: %0d", WEIGHT_SIZE);

```

```

397     $display(" Number of outputs generated: %0d", OUTPUT_SIZE);
398     $display(" Number of outputs read: %0d", output_counter);
399     $display(" Total number of cycles executed: %0d",
400               cycle_counter);
401
402     if (test_passed)
403         $display("\nTest completed: PASSED!");
404     else
405         $display("\nTest completed: FAILED! Please check the above
406                 error messages.");
407
408     #(CLK_PERIOD*10);
409     $finish;
410 end
411
412 // Monitor important signals (optional for debugging)
413 initial begin
414     $timeformat(-9, 2, " ns", 20);
415 end
416
417 endmodule

```

## 5.16 Waveform Script (Input Buffer) (test/wave\_inputbuffer\_PE.do)

Listing 16: Waveform script for input buffer ('test/wave\_inputbuffer\_PE.do')

```

1 onerror {resume}
2 quietly WaveActivateNextPane {} 0
3 add wave -noupdate /testbench/clk
4 add wave -noupdate /testbench/rst_n
5 add wave -noupdate /testbench/en
6 add wave -noupdate /testbench/w_en
7 add wave -noupdate /testbench/data_in
8 add wave -noupdate /testbench/rd_en
9 add wave -noupdate /testbench/wr_en
10 add wave -noupdate /testbench/data_out
11 add wave -noupdate /testbench/buffer_done
12 add wave -noupdate /testbench/active_left
13 add wave -noupdate /testbench/in_weight_above
14 add wave -noupdate /testbench/out_weight_final
15 add wave -noupdate /testbench/out_sum_final
16 add wave -noupdate /testbench/errors
17 add wave -noupdate /testbench/total_tests
18 add wave -noupdate /testbench/input_values
19 add wave -noupdate /testbench/output_values
20 add wave -noupdate /testbench/output_index
21 add wave -noupdate -divider {New Divider}
22 add wave -noupdate /testbench/input_buffer_inst/data_in_bank0
23 add wave -noupdate /testbench/input_buffer_inst/data_in_bank1
24 add wave -noupdate /testbench/input_buffer_inst/data_in_bank2
25 add wave -noupdate /testbench/input_buffer_inst/data_in_bank3
26 add wave -noupdate /testbench/input_buffer_inst/data_in_bank4
27 add wave -noupdate /testbench/input_buffer_inst/data_in_bank5
28 add wave -noupdate /testbench/input_buffer_inst/data_in_bank6
29 add wave -noupdate /testbench/input_buffer_inst/data_in_bank7
30 add wave -noupdate /testbench/input_buffer_inst/data_in_bank8
31 add wave -noupdate /testbench/input_buffer_inst/index_wr

```

```

32 add wave -noupdate /testbench/input_buffer_inst/index_rd
33 add wave -noupdate /testbench/input_buffer_inst/index_bank0
34 add wave -noupdate /testbench/input_buffer_inst/counter
35 add wave -noupdate /testbench/input_buffer_inst/index_bank1
36 add wave -noupdate /testbench/input_buffer_inst/index_bank2
37 add wave -noupdate /testbench/input_buffer_inst/index_bank3
38 add wave -noupdate /testbench/input_buffer_inst/index_bank4
39 add wave -noupdate /testbench/input_buffer_inst/index_bank5
40 add wave -noupdate /testbench/input_buffer_inst/index_bank6
41 add wave -noupdate /testbench/input_buffer_inst/index_bank7
42 add wave -noupdate /testbench/input_buffer_inst/index_bank8
43 add wave -noupdate -divider {New Divider}
44 add wave -noupdate /testbench/pe_array_inst/CLK
45 add wave -noupdate /testbench/pe_array_inst/RESET
46 add wave -noupdate /testbench/pe_array_inst/EN
47 add wave -noupdate /testbench/pe_array_inst/W_EN
48 add wave -noupdate /testbench/pe_array_inst/active_left
49 add wave -noupdate /testbench/pe_array_inst/in_weight_above
50 add wave -noupdate /testbench/pe_array_inst/out_weight_final
51 add wave -noupdate /testbench/pe_array_inst/out_sum_final
52 add wave -noupdate /testbench/pe_array_inst/weight_connections
53 add wave -noupdate /testbench/pe_array_inst/sum_connections
54 add wave -noupdate -divider {New Divider}
55 add wave -noupdate {/testbench/pe_array_inst/label[0]/PE_row_unit/label
56 [0]/genblk1/PE_unit/CLK}
56 add wave -noupdate {/testbench/pe_array_inst/label[0]/PE_row_unit/label
57 [0]/genblk1/PE_unit/RESET}
57 add wave -noupdate {/testbench/pe_array_inst/label[0]/PE_row_unit/label
58 [0]/genblk1/PE_unit/EN}
58 add wave -noupdate {/testbench/pe_array_inst/label[0]/PE_row_unit/label
59 [0]/genblk1/PE_unit/W_EN}
59 add wave -noupdate {/testbench/pe_array_inst/label[0]/PE_row_unit/label
60 [0]/genblk1/PE_unit/active_left}
60 add wave -noupdate {/testbench/pe_array_inst/label[0]/PE_row_unit/label
61 [0]/genblk1/PE_unit/input_next}
61 add wave -noupdate {/testbench/pe_array_inst/label[0]/PE_row_unit/label
62 [0]/genblk1/PE_unit/active_right}
62 add wave -noupdate {/testbench/pe_array_inst/label[0]/PE_row_unit/label
63 [0]/genblk1/PE_unit/in_sum}
63 add wave -noupdate {/testbench/pe_array_inst/label[0]/PE_row_unit/label
64 [0]/genblk1/PE_unit/out_sum}
64 add wave -noupdate {/testbench/pe_array_inst/label[0]/PE_row_unit/label
65 [0]/genblk1/PE_unit/in_weight_above}
65 add wave -noupdate {/testbench/pe_array_inst/label[0]/PE_row_unit/label
66 [0]/genblk1/PE_unit/out_weight_below}
66 add wave -noupdate {/testbench/pe_array_inst/label[0]/PE_row_unit/label
67 [0]/genblk1/PE_unit/weight_next}
67 add wave -noupdate {/testbench/pe_array_inst/label[0]/PE_row_unit/label
68 [0]/genblk1/PE_unit/weight_q}
68 add wave -noupdate {/testbench/pe_array_inst/label[0]/PE_row_unit/label
69 [0]/genblk1/PE_unit/input_q}
69 add wave -noupdate {/testbench/pe_array_inst/label[0]/PE_row_unit/label
70 [0]/genblk1/PE_unit/sum_next}
70 add wave -noupdate {/testbench/pe_array_inst/label[0]/PE_row_unit/label
71 [0]/genblk1/PE_unit/sum_q}
71 add wave -noupdate {/testbench/pe_array_inst/label[0]/PE_row_unit/label
    [0]/genblk1/PE_unit/out_next}

```

```

72 add wave -noupdate {/testbench/pe_array_inst/label[0]/PE_row_unit/label
73   [0]/genblk1/PE_unit/out_q}
74 add wave -noupdate -radix hexadecimal {/testbench/pe_array_inst/label
75   [0]/PE_row_unit/label[0]/genblk1/PE_unit/mul_result}
76 add wave -noupdate -radix hexadecimal {/testbench/pe_array_inst/label
77   [0]/PE_row_unit/label[0]/genblk1/PE_unit/add_result}
78 add wave -noupdate -divider {New Divider}
79 add wave -noupdate {/testbench/pe_array_inst/label[1]/PE_row_unit/label
80   [0]/genblk1/PE_unit/CLK}
81 add wave -noupdate {/testbench/pe_array_inst/label[1]/PE_row_unit/label
82   [0]/genblk1/PE_unit/RESET}
83 add wave -noupdate {/testbench/pe_array_inst/label[1]/PE_row_unit/label
84   [0]/genblk1/PE_unit/EN}
85 add wave -noupdate {/testbench/pe_array_inst/label[1]/PE_row_unit/label
86   [0]/genblk1/PE_unit/W_EN}
87 add wave -noupdate {/testbench/pe_array_inst/label[1]/PE_row_unit/label
88   [0]/genblk1/PE_unit/active_left}
89 add wave -noupdate {/testbench/pe_array_inst/label[1]/PE_row_unit/label
90   [0]/genblk1/PE_unit/active_right}
91 add wave -noupdate {/testbench/pe_array_inst/label[1]/PE_row_unit/label
92   [0]/genblk1/PE_unit/in_sum}
93 add wave -noupdate {/testbench/pe_array_inst/label[1]/PE_row_unit/label
94   [0]/genblk1/PE_unit/out_sum}
95 add wave -noupdate {/testbench/pe_array_inst/label[1]/PE_row_unit/label
96   [0]/genblk1/PE_unit/in_weight_above}
97 add wave -noupdate {/testbench/pe_array_inst/label[1]/PE_row_unit/label
98   [0]/genblk1/PE_unit/out_weight_below}
99 add wave -noupdate {/testbench/pe_array_inst/label[1]/PE_row_unit/label
100  [0]/genblk1/PE_unit/weight_next}
101 add wave -noupdate {/testbench/pe_array_inst/label[1]/PE_row_unit/label
102  [0]/genblk1/PE_unit/weight_q}
103 add wave -noupdate {/testbench/pe_array_inst/label[1]/PE_row_unit/label
104  [0]/genblk1/PE_unit/input_next}
105 add wave -noupdate {/testbench/pe_array_inst/label[1]/PE_row_unit/label
106  [0]/genblk1/PE_unit/input_q}

```

```

107 configure wave -gridoffset 0
108 configure wave -gridperiod 1
109 configure wave -griddelta 40
110 configure wave -timeline 0
111 configure wave -timelineunits ps
112 update
113 WaveRestoreZoom {0 ps} {5570250 ps}

```

## 5.17 Waveform Script (Top Level) (test/wave\_top.do)

Listing 17: Waveform script for top level ('test/wave\_top.do')

```

1 onerror {resume}
2 quietly WaveActivateNextPane {} 0
3 add wave -noupdate /top_tb/clk
4 add wave -noupdate /top_tb/data_in
5 add wave -noupdate /top_tb/write
6 add wave -noupdate /top_tb/read
7 add wave -noupdate /top_tb/addr
8 add wave -noupdate /top_tb/chipselect
9 add wave -noupdate /top_tb/data_out
10 add wave -noupdate /top_tb/test_input
11 add wave -noupdate /top_tb/test_weight
12 add wave -noupdate /top_tb/test_output
13 add wave -noupdate /top_tb/expected_output
14 add wave -noupdate /top_tb/sum
15 add wave -noupdate /top_tb/output_counter
16 add wave -noupdate /top_tb/cycle_counter
17 add wave -noupdate -divider {input buffer}
18 add wave -noupdate /top_tb/DUT/input_buffer_inst/clk
19 add wave -noupdate /top_tb/DUT/input_buffer_inst/rst_n
20 add wave -noupdate /top_tb/DUT/input_buffer_inst/data_in
21 add wave -noupdate /top_tb/DUT/input_buffer_inst/rd_en
22 add wave -noupdate /top_tb/DUT/input_buffer_inst/wr_en
23 add wave -noupdate /top_tb/DUT/input_buffer_inst/data_out
24 add wave -noupdate /top_tb/DUT/input_buffer_inst/ready
25 add wave -noupdate /top_tb/DUT/input_buffer_inst/done
26 add wave -noupdate /top_tb/DUT/input_buffer_inst/data_in_bank0
27 add wave -noupdate /top_tb/DUT/input_buffer_inst/data_in_bank1
28 add wave -noupdate /top_tb/DUT/input_buffer_inst/data_in_bank2
29 add wave -noupdate /top_tb/DUT/input_buffer_inst/data_in_bank3
30 add wave -noupdate /top_tb/DUT/input_buffer_inst/data_in_bank4
31 add wave -noupdate /top_tb/DUT/input_buffer_inst/data_in_bank5
32 add wave -noupdate /top_tb/DUT/input_buffer_inst/data_in_bank6
33 add wave -noupdate /top_tb/DUT/input_buffer_inst/data_in_bank7
34 add wave -noupdate /top_tb/DUT/input_buffer_inst/data_in_bank8
35 add wave -noupdate /top_tb/DUT/input_buffer_inst/index_wr
36 add wave -noupdate /top_tb/DUT/input_buffer_inst/index_rd
37 add wave -noupdate /top_tb/DUT/input_buffer_inst/index_bank0
38 add wave -noupdate /top_tb/DUT/input_buffer_inst/counter
39 add wave -noupdate /top_tb/DUT/input_buffer_inst/index_bank1
40 add wave -noupdate /top_tb/DUT/input_buffer_inst/index_bank2
41 add wave -noupdate /top_tb/DUT/input_buffer_inst/index_bank3
42 add wave -noupdate /top_tb/DUT/input_buffer_inst/index_bank4
43 add wave -noupdate /top_tb/DUT/input_buffer_inst/index_bank5
44 add wave -noupdate /top_tb/DUT/input_buffer_inst/index_bank6
45 add wave -noupdate /top_tb/DUT/input_buffer_inst/index_bank7

```

```

46 add wave -noupdate /top_tb/DUT/input_buffer_inst/index_bank8
47 add wave -noupdate -color {Blue Violet} /top_tb/DUT/weight_buffer_inst/
    data_out
48 add wave -noupdate -color {Blue Violet} /top_tb/DUT/weight_buffer_inst/
    rd_addr
49 add wave -noupdate -color {Blue Violet} /top_tb/DUT/weight_buffer_inst/
    weight_bank0
50 add wave -noupdate -divider ctrl
51 add wave -noupdate /top_tb/DUT/ctrl_inst/clk
52 add wave -noupdate /top_tb/DUT/ctrl_inst/rst_n
53 add wave -noupdate /top_tb/DUT/ctrl_inst/input_data_ready
54 add wave -noupdate /top_tb/DUT/ctrl_inst/weight_data_ready
55 add wave -noupdate /top_tb/DUT/ctrl_inst/weight_data
56 add wave -noupdate /top_tb/DUT/ctrl_inst/input_start
57 add wave -noupdate /top_tb/DUT/ctrl_inst/weight_start
58 add wave -noupdate /top_tb/DUT/ctrl_inst/output_data
59 add wave -noupdate -color Yellow /top_tb/DUT/ctrl_inst/output_start
60 add wave -noupdate /top_tb/DUT/ctrl_inst/current_state
61 add wave -noupdate /top_tb/DUT/ctrl_inst/next_state
62 add wave -noupdate -color {Blue Violet} /top_tb/DUT/ctrl_inst/
    weight_reg
63 add wave -noupdate /top_tb/DUT/ctrl_inst/input_reg
64 add wave -noupdate /top_tb/DUT/ctrl_inst/output_reg
65 add wave -noupdate -color Cyan -radix unsigned /top_tb/DUT/ctrl_inst/
    weight_counter
66 add wave -noupdate -color Cyan /top_tb/DUT/ctrl_inst/weight_loaded
67 add wave -noupdate /top_tb/DUT/ctrl_inst/processing_done
68 add wave -noupdate -color Yellow /top_tb/DUT/ctrl_inst/input_data
69 add wave -noupdate -color Gold /top_tb/DUT/ctrl_inst/output_start
70 add wave -noupdate -color Coral -itemcolor Yellow -radix unsigned /
    top_tb/DUT/ctrl_inst/data_counter
71 add wave -noupdate -itemcolor Yellow -radix unsigned /top_tb/DUT/
    ctrl_inst/output_counter
72 add wave -noupdate /top_tb/DUT/output_buffer_inst/wr_en
73 add wave -noupdate /top_tb/DUT/output_buffer_inst/output_bank0
74 add wave -noupdate /top_tb/DUT/output_buffer_inst/wr_addr
75 add wave -noupdate /top_tb/DUT/output_buffer_inst/ready
76 add wave -noupdate /top_tb/DUT/ctrl_inst/pe_en
77 add wave -noupdate /top_tb/DUT/ctrl_inst/pe_w_en
78 add wave -noupdate /top_tb/DUT/ctrl_inst/pe_active_left
79 add wave -noupdate /top_tb/DUT/ctrl_inst/pe_in_weight_above
80 add wave -noupdate /top_tb/DUT/ctrl_inst/pe_out_sum_final
81 add wave -noupdate -divider ctrl
82 add wave -noupdate /top_tb/DUT/ctrl_inst/clk
83 add wave -noupdate /top_tb/DUT/ctrl_inst/rst_n
84 add wave -noupdate /top_tb/DUT/ctrl_inst/input_data_ready
85 add wave -noupdate /top_tb/DUT/ctrl_inst/weight_data_ready
86 add wave -noupdate /top_tb/DUT/ctrl_inst/weight_data
87 add wave -noupdate /top_tb/DUT/ctrl_inst/weight_start
88 add wave -noupdate /top_tb/DUT/ctrl_inst/current_state
89 add wave -noupdate /top_tb/DUT/ctrl_inst/next_state
90 add wave -noupdate -color Cyan -radix unsigned /top_tb/DUT/ctrl_inst/
    weight_counter
91 add wave -noupdate -color Cyan /top_tb/DUT/ctrl_inst/weight_loaded
92 add wave -noupdate -color Green /top_tb/DUT/ctrl_inst/weight_reg
93 add wave -noupdate /top_tb/DUT/ctrl_inst/pe_en
94 add wave -noupdate /top_tb/DUT/ctrl_inst/pe_w_en
95 add wave -noupdate /top_tb/DUT/ctrl_inst/pe_in_weight_above

```

```

96 add wave -noupdate -color {Green Yellow} /top_tb/DUT/ctrl_inst/
97     pe_array_inst/weight_connections
98 add wave -noupdate -divider {PE ARRAY}
99 add wave -noupdate -color {Blue Violet} /top_tb/DUT/ctrl_inst/
100    pe_array_inst/weight_connections
101 add wave -noupdate /top_tb/DUT/ctrl_inst/pe_array_inst/CLK
102 add wave -noupdate /top_tb/DUT/ctrl_inst/pe_array_inst/RESET
103 add wave -noupdate /top_tb/DUT/ctrl_inst/pe_array_inst/EN
104 add wave -noupdate /top_tb/DUT/ctrl_inst/pe_array_inst/W_EN
105 add wave -noupdate /top_tb/DUT/ctrl_inst/pe_array_inst/active_left
106 add wave -noupdate /top_tb/DUT/ctrl_inst/pe_array_inst/in_weight_above
107 add wave -noupdate /top_tb/DUT/ctrl_inst/pe_array_inst/out_weight_final
108 add wave -noupdate /top_tb/DUT/ctrl_inst/pe_array_inst/out_sum_final
109 add wave -noupdate /top_tb/DUT/ctrl_inst/pe_array_inst/sum_connections
110 add wave -noupdate -divider {weight buffer}
111 add wave -noupdate /top_tb/DUT/weight_buffer_inst/clk
112 add wave -noupdate /top_tb/DUT/weight_buffer_inst/rst_n
113 add wave -noupdate /top_tb/DUT/weight_buffer_inst/data_in
114 add wave -noupdate /top_tb/DUT/weight_buffer_inst/wr_en
115 add wave -noupdate /top_tb/DUT/weight_buffer_inst/rd_en
116 add wave -noupdate /top_tb/DUT/weight_buffer_inst/data_out
117 add wave -noupdate /top_tb/DUT/weight_buffer_inst/ready
118 add wave -noupdate /top_tb/DUT/weight_buffer_inst/weight_bank0
119 add wave -noupdate /top_tb/DUT/weight_buffer_inst/wr_addr
120 add wave -noupdate /top_tb/DUT/weight_buffer_inst/rd_addr
121 add wave -noupdate -divider {output buffer}
122 add wave -noupdate /top_tb/DUT/output_buffer_inst/clk
123 add wave -noupdate /top_tb/DUT/output_buffer_inst/rst_n
124 add wave -noupdate /top_tb/DUT/output_buffer_inst/data_in
125 add wave -noupdate /top_tb/DUT/output_buffer_inst/rd_en
126 add wave -noupdate /top_tb/DUT/output_buffer_inst/data_out
127 add wave -noupdate /top_tb/DUT/output_buffer_inst/ready
128 add wave -noupdate /top_tb/DUT/output_buffer_inst/wr_en
129 add wave -noupdate /top_tb/DUT/output_buffer_inst/rd_en
130 add wave -noupdate /top_tb/DUT/weight_buffer_inst/rd_en
131 TreeUpdate [SetDefaultTree]
132 WaveRestoreCursors {{Cursor 1} {948170 ps} 0} {{Cursor 2} {5853498 ps}
133     0}
134 quietly wave cursor active 2
135 configure wave -namecolwidth 365
136 configure wave -valuecolwidth 100
137 configure wave -justifyvalue left
138 configure wave -signalnamewidth 0
139 configure wave -snapdistance 10
140 configure wave -datasetprefix 0
141 configure wave -rowmargin 4
142 configure wave -childrowmargin 2
143 configure wave -gridoffset 0
144 configure wave -gridperiod 1
145 configure wave -griddelta 40
146 configure wave -timeline 0
147 configure wave -timelineunits ps
148 update
WaveRestoreZoom {8476137 ps} {8844703 ps}

```

## 5.18 Host–FPGA Interface (main.c)

Listing 18: Host–FPGA interface program ('main.c')

```
1  /*
2  * Userspace program that communicates with the top device driver
3  * through ioctls
4  *
5  * Hang Ye
6  * Columbia University
7  */
8
9 #include <stdio.h>
10 #include "top.h"
11 #include <sys/ioctl.h>
12 #include <sys/types.h>
13 #include <sys/stat.h>
14 #include <fcntl.h>
15 #include <string.h>
16 #include <unistd.h>
17 #include <stdlib.h>
18
19 int top_fd;
20
21 /* Write img_size */
22 void write_img_size(unsigned char img_size) {
23     top_arg_t vla;
24     vla.img_size.img_size = img_size;
25     if (ioctl(top_fd, TOP_WRITE_IMG_SIZE, &vla)) {
26         perror("ioctl(TOP_WRITE_IMG_SIZE) failed");
27         return;
28     }
29 }
30
31 /* Write input_data */
32 void write_input_data(unsigned char input_data) {
33     top_arg_t vla;
34     vla.input_data.input_data = input_data;
35     if (ioctl(top_fd, TOP_WRITE_INPUT_DATA, &vla)) {
36         perror("ioctl(TOP_WRITE_INPUT_DATA) failed");
37         return;
38     }
39 }
40
41 /* Write weight_data */
42 void write_weight_data(unsigned char weight_data) {
43     top_arg_t vla;
44     vla.weight_data.weight_data = weight_data;
45     if (ioctl(top_fd, TOP_WRITE_WEIGHT_DATA, &vla)) {
46         perror("ioctl(TOP_WRITE_WEIGHT_DATA) failed");
47         return;
48     }
49 }
50
51 /* Read done signal */
52 unsigned char read_done() {
53     top_arg_t vla;
54     if (ioctl(top_fd, TOP_READ_DONE, &vla)) {
55         perror("ioctl(TOP_READ_DONE) failed");
```

```

56         return 0;
57     }
58     return vla.done.done;
59 }
60
/* Read output_data */
61 unsigned char read_output_data() {
62     top_arg_t vla;
63     if (ioctl(top_fd, TOP_READ_OUTPUT_DATA, &vla)) {
64         perror("ioctl(TOP_READ_OUTPUT_DATA) failed");
65         return 0;
66     }
67     return vla.output_data.output_data;
68 }
69
70 int main() {
71     static const char filename[] = "/dev/top";
72     unsigned char img_size = 16; // Example img_size
73     unsigned char input_data[16*16];
74     signed char weight_data[3*3] = {-1, 0, 1, -2, 0, 2, -1, 0, 1};
75 //     signed char weight_data[3*3];
76     unsigned char output_data[14*14];
77     int golden_data[14*14];
78     int i;
79     int j;
80
81     printf("Top Userspace program started\n");
82
83     if ((top_fd = open(filename, O_RDWR)) == -1) {
84         fprintf(stderr, "could not open %s\n", filename);
85         return -1;
86     }
87
88     // Initialize input_data and weight_data
89     for (i = 0; i < 16 ; i++) {
90         for (j = 0; j < 16; j++) {
91             if (j == 4 || j == 5 || j == 6 || j == 10 || j == 11 || j ==
92                 12 || j == 15){
93                 input_data[i*16+j] = 127;
94             }
95             else {
96                 input_data[i*16+j] = 0;
97             }
98         }
99     }
100    // Initialize input_data and weight_data
101    // for (i = 0; i < 16*16; i++) {
102    //     input_data[i] = rand() % 256; // Random value between 0 and
103    //     255
104    // }
105    //     for (i = 0; i < 3*3; i++) {
106    //         weight_data[i] = rand() % 32; // Example weight data: 32
107    //     }
108    // Write img_size
109    printf("Writing img_size: %d\n", img_size);
110    // write_img_size(img_size);
111    // Write input_data

```

```

112 printf("Writing input_data:\n");
113 for (i = 0; i < 16*16; i++) {
114     printf("    input_data[%d] = %d\n", i, input_data[i]);
115     write_input_data(input_data[i]);
116 }
117 for (i = 0; i < 14; i++) {
118     for (j = 0; j < 14; j++) {
119         golden_data[i*14+j] =      input_data[i*16+j]           *
120                               weight_data[0] +
121                               input_data[i*16+j+1]           *
122                               weight_data[1] +
123                               input_data[i*16+j+2]           *
124                               weight_data[2] +
125                               input_data[(i+1)*16+j]           *
126                               weight_data[3] +
127                               input_data[(i+1)*16+j+1]           *
128                               weight_data[4] +
129                               input_data[(i+1)*16+j+2]           *
130                               weight_data[5] +
131                               input_data[(i+2)*16+j]           *
132                               weight_data[6] +
133                               input_data[(i+2)*16+j+1]           *
134                               weight_data[7] +
135                               input_data[(i+2)*16+j+2]           *
136                               weight_data[8];
137 }
138
139 printf("Writing weight_data:\n");
140 for (i = 0; i < 9; i++) {
141     printf("    weight_data[%d] = %d\n", i, weight_data[i]);
142     write_weight_data(weight_data[i]);
143 }
144 // Wait for done signal
145 printf("Waiting for done signal...\n");
146 i = 0;
147 while (read_done() == 0){
148     printf("    done = 0\n");
149     i = i + 1;
150     usleep(100000); // Sleep for 100ms
151 }
152 printf("    done = 1\n");
153 printf("Done signal received!\n");
154
155 // Read output_data
156 printf("Reading output_data:\n");
157 for (i = 0; i < 14*14; i++) {
158     output_data[i] = read_output_data();
159     // output_data[i] = (int)(golden_data[i]/4);
160     printf("    output_data[%d] = %d\n", i, output_data[i]);
161
162     // Verify output_data
163     if (golden_data[i] !=0){
164         if ((abs(output_data[i] * 4 - golden_data[i]) / golden_data[i]
165             ]) > 0.5) {
166             fprintf(stderr, "Error: output_data[%d] = %d (expected %d)
167                   \n",
168                   i, output_data[i], golden_data[i]);

```

```

159         }
160     }
161     for (i = 0; i < 14; i++) {
162         for (j = 0; j < 14; j++) {
163             printf(" %d, ", output_data[i*14+j]);
164         }
165         printf("\n");
166     }
167     printf("Top Userspace program terminating\n");
168     return 0;
169 }
170 /**
171 * Userspace program that communicates with the top device driver
172 * through ioctls
173 *
174 * Hang Ye
175 * Columbia University
176 */

```

## 5.19 Test Harness Main (top.c)

Listing 19: Test harness main program ('top.c')

```

1  /* * Device driver for the VGA video generator
2  *
3  * A Platform device implemented using the misc subsystem
4  *
5  * Project final, csee4840
6  * Columbia University
7  * Hang Ye
8  *
9  * Stephen A. Edwards
10 * Columbia University
11 *
12 * References:
13 * Linux source: Documentation/driver-model/platform.txt
14 *                 drivers/misc/arm-charlcd.c
15 * http://www.linuxforu.com/tag/linux-device-drivers/
16 * http://free-electrons.com/docs/
17 *
18 * "make" to build
19 * insmod vga_ball.ko
20 *
21 * Check code style with
22 * checkpatch.pl --file --no-tree vga_ball.c
23 */
24
25 #include <linux/module.h>
26 #include <linux/init.h>
27 #include <linux/errno.h>
28 #include <linux/version.h>
29 #include <linux/kernel.h>
30 #include <linux/platform_device.h>
31 #include <linux/miscdevice.h>
32 #include <linux/slab.h>
33 #include <linux/io.h>
34 #include <linux/of.h>

```

```

35 #include <linux/of_address.h>
36 #include <linux/fs.h>
37 #include <linux/uaccess.h>
38 #include "top.h"
39
40 #define DRIVER_NAME "top"
41
42 /* Device registers */
43 #define IMG_SIZE(x) (x)
44 #define WEIGHT_DATA(x) ((x)+1)
45 #define INPUT_DATA(x) ((x)+2)
46 #define DONE(x) ((x)+3)
47 #define OUTPUT_DATA(x) ((x)+4)
48
49 /*
50 * Information about our device
51 */
52 struct top_dev {
53     struct resource res; /* Resource: our registers */
54     void __iomem *virtbase; /* Where registers can be accessed in memory
55     */
56     top_input_data_t input_data;
57     top_weight_data_t weight_data;
58     top_img_size_t img_size;
59     top_output_data_t output_data;
60     top_done_t done;
61 } dev;
62
63 /*
64 * Write segments of a single digit
65 * Assumes digit is in range and the device information has been set up
66 */
67 static void write_img_size(top_img_size_t *img_size)
68 {
69     iowrite8(img_size->img_size, IMG_SIZE(dev.virtbase));
70     dev.img_size = *img_size;
71 }
72 static void write_weight_data(top_weight_data_t *weight_data)
73 {
74     iowrite8(weight_data->weight_data, WEIGHT_DATA(dev.virtbase));
75     dev.weight_data = *weight_data;
76 }
77 static void write_input_data(top_input_data_t *input_data)
78 {
79     iowrite8(input_data->input_data, INPUT_DATA(dev.virtbase));
80     dev.input_data = *input_data;
81 }
82 static void read_output_data(top_output_data_t *output_data)
83 {
84     output_data->output_data = ioread8(OUTPUT_DATA(dev.virtbase));
85     dev.output_data = *output_data;
86 }
87 static void read_done(top_done_t *done)
88 {
89     done->done = ioread8(DONE(dev.virtbase));
90     dev.done = *done;
91 }

```

```

92  /*
93  * Handle ioctl() calls from userspace:
94  * Read or write the segments on single digits.
95  * Note extensive error checking of arguments
96  */
97  static long top_ioctl(struct file *f, unsigned int cmd, unsigned long
98  arg)
99 {
100    top_arg_t vla;
101
102    switch (cmd) {
103    case TOP_WRITE_IMG_SIZE:
104      if (copy_from_user(&vla, (top_arg_t __user *)arg, sizeof(vla)))
105        return -EACCES;
106      write_img_size(&vla.img_size);
107      break;
108
109    case TOP_WRITE_WEIGHT_DATA:
110      if (copy_from_user(&vla, (top_arg_t __user *)arg, sizeof(vla)))
111        return -EACCES;
112      write_weight_data(&vla.weight_data);
113      break;
114
115    case TOP_WRITE_INPUT_DATA:
116      if (copy_from_user(&vla, (top_arg_t __user *)arg, sizeof(vla)))
117        return -EACCES;
118      write_input_data(&vla.input_data);
119      break;
120
121    case TOP_READ_OUTPUT_DATA:
122      read_output_data(&vla.output_data);
123      if (copy_to_user((top_arg_t __user *)arg, &vla, sizeof(vla)))
124        return -EACCES;
125      break;
126
127    case TOP_READ_DONE:
128      read_done(&vla.done);
129      if (copy_to_user((top_arg_t __user *)arg, &vla, sizeof(vla)))
130        return -EACCES;
131      break;
132
133    default:
134      return -EINVAL;
135    }
136
137    return 0;
138  }
139
140  /* The operations our device knows how to do */
141  static const struct file_operations top_fops = {
142    .owner      = THIS_MODULE,
143    .unlocked_ioctl = top_ioctl,
144  };
145
146  /* Information about our device for the "misc" framework -- like a char
147   dev */
148  static struct miscdevice top_misc_device = {
149    .minor      = MISC_DYNAMIC_MINOR,

```

```

148     .name      = DRIVER_NAME,
149     .fops      = &top_fops,
150 };
151
152 /*
153 * Initialization code: get resources (registers) and display
154 * a welcome message
155 */
156 static int __init top_probe(struct platform_device *pdev)
157 {
158     int ret;
159
160     /* Register ourselves as a misc device: creates /dev/top */
161     ret = misc_register(&top_misc_device);
162
163     /* Get the address of our registers from the device tree */
164     ret = of_address_to_resource(pdev->dev.of_node, 0, &dev.res);
165     if (ret) {
166         ret = -ENOENT;
167         goto out_deregister;
168     }
169
170     /* Make sure we can use these registers */
171     if (request_mem_region(dev.res.start, resource_size(&dev.res),
172                           DRIVER_NAME) == NULL) {
173         ret = -EBUSY;
174         goto out_deregister;
175     }
176
177     /* Arrange access to our registers */
178     dev.virtbase = of_iomap(pdev->dev.of_node, 0);
179     if (dev.virtbase == NULL) {
180         ret = -ENOMEM;
181         goto out_release_mem_region;
182     }
183
184     return 0;
185
186 out_release_mem_region:
187     release_mem_region(dev.res.start, resource_size(&dev.res));
188 out_deregister:
189     misc_deregister(&top_misc_device);
190     return ret;
191 }
192
193 /* Clean-up code: release resources */
194 static int top_remove(struct platform_device *pdev)
195 {
196     iounmap(dev.virtbase);
197     release_mem_region(dev.res.start, resource_size(&dev.res));
198     misc_deregister(&top_misc_device);
199     return 0;
200 }
201
202 /* Which "compatible" string(s) to search for in the Device Tree */
203 #ifdef CONFIG_OF
204 static const struct of_device_id top_of_match[] = {
205     { .compatible = "csee4840,top-1.0" },

```

```

206     {},
207 };
208 MODULE_DEVICE_TABLE(of, top_of_match);
209 #endif
210
211 /* Information for registering ourselves as a "platform" driver */
212 static struct platform_driver top_driver = {
213     .driver = {
214         .name = DRIVER_NAME,
215         .owner = THIS_MODULE,
216         .of_match_table = of_match_ptr(top_of_match),
217     },
218     .remove = __exit_p(top_remove),
219 };
220
221 /* Called when the module is loaded: set things up */
222 static int __init top_init(void)
223 {
224     pr_info(DRIVER_NAME ": init\n");
225     return platform_driver_probe(&top_driver, top_probe);
226 }
227
228 /* Called when the module is unloaded: release resources */
229 static void __exit top_exit(void)
230 {
231     platform_driver_unregister(&top_driver);
232     pr_info(DRIVER_NAME ": exit\n");
233 }
234
235 module_init(top_init);
236 module_exit(top_exit);
237
238 MODULE_LICENSE("GPL");
239 MODULE_AUTHOR("Hang Ye, Columbia University");
240 MODULE_DESCRIPTION("Top driver");

```

## 5.20 Test Harness Header (top.h)

Listing 20: Test harness header file ('top.h')

```

1 #ifndef _VGA_BALL_H
2 #define _VGA_BALL_H
3
4 #include <linux/ioctl.h>
5
6 // typedef struct {
7 //     unsigned char red, green, blue;
8 // } vga_ball_color_t;
9
10
11 // typedef struct {
12 //     vga_ball_color_t background;
13 // } vga_ball_arg_t;
14 typedef struct {
15     unsigned char weight_data;
16 } top_weight_data_t;
17 typedef struct {

```

```

18     unsigned char input_data;
19 }top_input_data_t;
20 typedef struct {
21     unsigned char img_size;
22 }top_img_size_t;
23 typedef struct {
24     unsigned char done;
25 }top_done_t;
26 typedef struct {
27     unsigned char output_data;
28 }top_output_data_t;
29 typedef struct {
30     top_input_data_t input_data;
31     top_weight_data_t weight_data;
32     top_img_size_t img_size;
33     top_output_data_t output_data;
34     top_done_t done;
35 } top_arg_t;
36 #define TOP_MAGIC 'q'
37
38 /* ioctls and their arguments */
39 #define TOP_WRITE_IMG_SIZE      _IOW(TOP_MAGIC, 1, top_arg_t)
40 #define TOP_WRITE_WEIGHT_DATA   _IOW(TOP_MAGIC, 2, top_arg_t)
41 #define TOP_WRITE_INPUT_DATA    _IOW(TOP_MAGIC, 3, top_arg_t)
42 #define TOP_READ_OUTPUT_DATA    _IOR(TOP_MAGIC, 4, top_arg_t)
43 #define TOP_READ_DONE           _IOR(TOP_MAGIC, 5, top_arg_t)
44
45 #endif

```