

# Autotune

CSEE W4840: Embedded Systems  
Spring 2025 Presentation

Charlie Mei (jm5912), Amanda Lee Jenkins(alj2155), Millie Chen(sc5405), Meng  
Fan Wang(mw3751)

---


# Project Description

- Pitch correction system built on the DE1-SoC FPGA board, allowing users to sing into a microphone and hear autotuned playback through audio output.
- Integrates hardware-accelerated STFT, FFT/IFFT, and peak detection modules to identify and shift off-pitch frequencies to the nearest musical note.

# Hardware

---

# Audio-In



# Microphone




Figure 7. System Block Diagram

SCK
SD

GPIO_0[0]
GPIO_0[2]
GPIO_0[4]
GPIO_0[6]
GPIO_0[8]
VCC 5V
GPIO_0[10]
GPIO_0[12]
GPIO_0[14]
GPIO_0[16]
GPIO_0[18]
GPIO_0[20]
GPIO_0[22]
GPIO_0[24]
VCC 3.3V
GPIO_0[26]
GPIO_0[28]
GPIO_0[30]
GPIO_0[32]
GPIO_0[34]


## GPIO 0




GPIO_0[1]
GPIO_0[3]
GPIO_0[5]
GPIO_0[7]
GPIO_0[9]
GND
GPIO_0[11]
GPIO_0[13]
GPIO_0[15]
GPIO_0[17]
GPIO_0[19]
GPIO_0[21]
GPIO_0[23]
GPIO_0[25]
GND
GPIO_0[27]
GPIO_0[29]
GPIO_0[31]
GPIO_0[33]
GPIO_0[35]

WS
----


# FFT



Tuning: we are not changing but shifting data. Tuning tells me where the new address is.



# Pitch Shifting



Real-time signal has symmetric magnitude in fourier domain. Compute cyclic shift in different direction for each half of the frequency bins.


-> shift\_table: compute shift\_factor in  $O(1)$  time



# Verilog Simulation!



Output Data with input 500Hz sinusoid. # of data points goes from 16 to 15 period.




$$500 * (16/15) = 533\text{Hz}$$

$$500 * (2^{(1/12)}) = 529\text{Hz}.$$

Close Enough!!!


# Audio Out



# FFT to Driver Interface

After the microphone input is digitized, the FPGA applies an FFT to analyze the frequency content. Custom pitch detection logic identifies the nearest musical note, and an IFFT reconstructs the pitch-corrected waveform. The resulting 28-bit audio samples are streamed from the IFFT module into the Driver Interface.

## Audio Out






# Software

---

# Driver Interface to ARM Core

The hardware logic writes 2048-sample frames (from FFT and IFFT modules) to memory-mapped registers. The driver interface does not use interrupts, instead, the ARM core polls the device periodically at a ~8kHz sampling rate to read new audio data. The interface transfers 32-bit integer values over the Avalon bus to the Driver..



# Device Driver to User Memory Space

Our Linux kernel module maps FPGA memory and exposes it as `/dev/audio`. On each `ioctl` call, the driver reads a block of 2048 samples using `ioread32()` and copies them from kernel to user space via a defined `audio_arg_t` structure.

