# **Embedded Sequencer**

Brandon Cruz, Adrian Florea & Alexander Ranschaert

# Specifications/Desired behavior



- Record



4 Instruments; Controlled with MIDI keyboard







# **User Interface**



• Memory mapped messages to userspace:

#### [track|step|playback|bpm]

8bits 8bits 1bit 15bits // Writes x and y coordinates static void read\_props(user\_interface\_props\_t \*props)

> unsigned int bpm\_playback = ioread16(UI\_BPM\_PLAYBACK(dev.virtbase)); unsigned int step\_track = ioread16(UI\_STEP\_TRACK(dev.virtbase)); props->step = (unsigned char)step\_track; props->track = (unsigned char) (step\_track >> 8); props->bpm = (unsigned short)(bpm\_playback & 0x00007FFF); printk(KERN\_INFO "Here: %hu", props->bpm); props->playback = (unsigned char) ((bpm\_playback & 0x00008000) >> 15); dev.props = \*props;

playback bpm cha

change step

change track/bpm

# **Decoding USB-MIDI**

#### Handled via USB Bulk Transfer:



#### Libusb Device Handle:

// Get MIDI Device
if ( inter->bInterfaceClass == 1 &&
 inter->bInterfaceProtocol == 0 &&
 inter->bInterfaceSubClass == 3) {

\*endpoint\_address = inter->endpoint[1].bEndpointAddress;

```
// Input: packet.keycode[1]
NoteInfo mapCodeToNote(int num) {
    NoteInfo result;
    if(num != 0){
        int note[12] = {1,2,3,4,5,6,7,8,9,10,11,12};
        int index = (num - MIN_KEY_CODE) % 12;
        int octave = (num - MIN_KEY_CODE) / 12;
        int noteVal = note[index] +( octave * 12);
        result.noteVal = index;
        result.octave = octave;
        result.noteIndex = noteVal;}
    else{
        result.noteVal = 0;
        result.noteIndex = 0;
        resu
```

### Wolfson WM8731 Audio CODEC Config.

#### 24b, 48kHz, MSB first

REGISTER	B	B	B	B	B	B	B	<b>B</b> 8	B7	B6	B5	B4	B3	B2	B1	B0
R0 (00h)	0	0	0	0	0	0	0	LRIN BOTH	LIN MUTE	0	0	а.	1	LINVOL	J.	
R1 (02h)	0	0	0	0	0	0	1	RLIN BOTH	RIN MUTE	0	0 0 RINVOL					
R2 (04h)	0	0	0	0	0	1	0	LRHP BOTH	LZCEN	LHPVOL						
R3 (06h)	0	0	0	0	0	1	1	RLHP BOTH	RZCEN	RHPVOL						
R4 (08h)	0	0	0	0	1	0	0	0	SIDE	ATT	SDETONE	DAC SEL	BY PASS	INSEL	MUTE MIC	MIC BOOST
R5 (0Ah)	0	0	0	0	1	0	1	0	0	0	0	HPOR	DAC MU	DEE	MPH	ADC HPD
R6 (0Ch)	0	0	0	0	1	1	0	0	PWR OFF	CLK OUTPD	OSCPD	OUTPD	DACPD	ADCPD	MICPD	LINEINPD
R7 (0Eh)	0	0	0	0	1	1	1	0	BCLK	MS	LR SWAP	LRP	RP IWL FORMAT		RMAT	
R8 (10h)	0	0	0	1	0	0	0	0	CLKO DIV2	CLKI DIV2	CLKI SR BOSR USB/NO		USB/NORM			
R9 (12h)	0	0	0	1	0	0	1	0	0	0	0	0	0	0	0	ACTIVE
R15(1Eh)	0	0	0	1	1	1	1					RESET				
	ADDRESS						DATA									

63	parameter I2C_BUS_MODE	= 1'b0;
64	parameter CFG_TYPE	= 8'h01;
65		
66	parameter MIN_ROM_ADDRESS	= 6'h00;
67	parameter MAX_ROM_ADDRESS	= 6'h32;
68		
69	parameter AUD_LINE_IN_LC	= 9'h01A;
70	<pre>parameter AUD_LINE_IN_RC</pre>	= 9'h01A;
71	<pre>parameter AUD_LINE_OUT_LC</pre>	= 9'h07B;
72	<pre>parameter AUD_LINE_OUT_RC</pre>	= 9'h07B;
73	parameter AUD_ADC_PATH	= 9'd149;
74	parameter AUD_DAC_PATH	= 9'h006;
75	parameter AUD_POWER	= 9'h000100000;
76	parameter AUD_DATA_FORMAT	= 9'd73;
77	parameter AUD_SAMPLE_CTRL	= 9'd0;
78	parameter AUD_SET_ACTIVE	= 9'h001;

(driver we used was a wrapper around preconfigured Intel IP)

## Driver Interface (Moore FSM)



MD : Memory Depth (48000)

w : write

## Driver Interface (Moore FSM, State Transitions)

ate <= DONE\_READ; end

WAIT READ; end

16'b0; state <= DONE READ; end

56	always_ff @(posedge clk)	HATT DEAD.
57	<pre>if (reset) state &lt;= RST;</pre>	if (advance) state <= READ:
58	else case(state)	else if (write && chipselect) begin // arrival of a new wav file
59	RST: begin // reset internal signals	w_r_address <= 16'b0;
60	w r address <= 16'b0:	<pre>fract_index &lt;= 32'b0;</pre>
61	fract index <= 32'h0:	<pre>mem_we &lt;= 1'b1;</pre>
62	control (= 22'ba:	<pre>state &lt;= STORE;</pre>
62		end else begin state /= WAIT PEAD:
60	mem_we <= 1 b0;	end
64	<pre>state &lt;= WAIT_STORE;</pre>	READ:
65	end	<pre>if (!advance) begin // wait for falling edge</pre>
66	WAIT_STORE: if (write && chipselect) begin	<pre>//if (w_r_address == MEM_DEPTH-1) w_r_address &lt;= 16'b0; // wraparound</pre>
67	mem_we <= 1'b1;	<pre>//else w_r_address &lt;= w_r_address + 16'b1;</pre>
68	<pre>state &lt;= STORE;</pre>	<pre>if (w_r_address == MEM_DEPTH - 1) begin fract_index &lt;= 32'b0; w_r_address &lt;= 16'b0; st</pre>
69	end else begin	<pre>else if (fract_index_sum[15:0] &gt; MEM_DEPTH - 1) begin fract_index &lt;= 32'b0; w_r_addres</pre>
70	mem we <= 1'b0;	else begin fract_index <= fract_index_sum; w_r_address <= fract_index_sum[15:0]; state
71	state <= WAIT STORE:	w r address <= 16'b0:
72	end	<pre>fract_index &lt;= 32'b0;</pre>
72	STORE: hegin	mem_we <= 1'b1;
75	if (un address MEM DEDTU 1) havin	<pre>state &lt;= STORE;</pre>
74	IT (W_r_address == MEM_DEPTH-I) begin	end else begin
75	w_r_address <= 16 b0; // reset for read	<pre>state &lt;= READ;</pre>
76	<pre>fract_index &lt;= 32'b0;</pre>	end
77	mem_we <= 1'b0;	DONE READ:
78	<pre>state &lt;= WAIT_READ; // sample stored, continue to read mode</pre>	if (write && chipselect) begin // arrival of a new wav file
79	<pre>end else if(!write) begin // wait for falling edge of write</pre>	w_r_address <= 16'b0;
80	w_r_address <= w_r_address + 16'b1;	<pre>fract_index &lt;= 32'b0;</pre>
81	<pre>state &lt;= WAIT_STORE;</pre>	<pre>mem_we &lt;= 1'b1;</pre>
82	mem_we <= 1'b0;	<pre>state &lt;= STORE;</pre>
83	end else begin	end else begin
84	state <= STORE;	end
85	mem we <= 1'b1:	ndcase
86	end	
07		

// state logic

## Driver Interface (Moore FSM, Output Logic)

125	// output logic
126	always_comb begin
127	case(state)
128	READ: begin
129	if (!advance) begin
130	<pre>fract_index_sum = fract_index + pitch_shift;</pre>
131	<pre>leftSample = {mem_out, 8'b0};</pre>
132	rightSample = {mem_out, 8'b0};
133	end else begin
134	<pre>leftSample = {mem_out, 8'b0};</pre>
135	rightSample = {mem_out, 8'b0};
136	<pre>fract_index_sum = 32'b0;</pre>
137	end
138	end
139	WAIT_READ:begin
140	<pre>leftSample = {mem_out, 8'b0};</pre>
141	rightSample = {mem_out, 8'b0};
142	<pre>fract_index_sum = 32'b0;</pre>
143	end
144	<pre>default: begin // make sure data is ready before advance signal arrives</pre>
145	leftSample = 24'b0;
146	rightSample = 24'b0;
147	<pre>fract_index_sum = 32'b0;</pre>
148	end
149	endcase
150	end
151	endmodule

# Software Control

• Memory mapped messages:

[playbackmode|active channels|pitch\_shift|note\_velocity|channel|audio\_sample]

- 1 bit 4 bits 4 bits 3 bits 2 bits 16 bits
- Audio driver with 4 device registers (1 per track) for memory mapped write

```
/* Device registers */
#define REG_AUDI01(x) ((x)+4)
#define REG_AUDI02(x) ((x)+8)
#define REG_AUDI03(x) ((x)+12)
#define REG_AUDI04(x) ((x)+16)
```



# **Pitch Shifter**

1.887 + 1.887 = 3.77 = 3

Note/Interva	I	Just Intervals	CENTS	"Pythagorean" (True intervals)	CENTS	Equal Temperament	CENTS
Tonic	С	1	0.00	1	0.00	1	0.00
Minor 2nd	c#	16/15	111.73	256/243	90.22	<b>2</b> <sup>1/12</sup>	100.00
Major 2nd	D	10/9	182.40	9/8	203.91	<b>2</b> <sup>1/6</sup>	200.00
Minor 3rd	e#	6/5	315.64	32/27	294.13	2 <sup>1/4</sup>	300.00
Major 3rd	E	5/4	386.31	81/64	407.82	2 <sup>1/3</sup>	400.00
Perfect 4th	F	4/3	498.04	4/3	498.04	2 <sup>5/12</sup>	500.00
Augmented 4th	f#	45/32	590.22	729/512	611.73	2/2	600.00
Diminished 5th	Gb	64/45	609.78	1024/729	588.27	٧Z	600.00
Perfect 5th	G	3/2	701.96	3/2	701.96	2 <sup>7/12</sup>	700.00
Minor 6th	g#	8/5	813.69	128/81	792.18	2 <sup>2/3</sup>	800.00
Major 6th	Α	5/3	884.36	27/16	905.87	2 <sup>3/4</sup>	900.00
Minor 7th	a#	9/5	1017.60	16/9	996.09	2 <sup>5/6</sup>	1000.00
Major 7th	В	15/8	1088.27	243/128	1109.78	2 <sup>11/12</sup>	1100.00
Octave	C'	2	1200.00	2	1200.00	2	1200.00

- Just intonation vs Equal Temperament
- Implemented using fixed point numbers and skipping samples

READ: begin
if (!advance) begin
<pre>fract_index_sum = fract_index + pitch_shift;</pre>

if (w\_r\_address == MEM\_DEPTH - 1) begin fract\_index <= 32'b0; w\_r\_address <= 16'b0; state <= DONE\_READ; end else if (fract\_index\_sum[15:0] > MEM\_DEPTH - 1) begin fract\_index <= 32'b0; w\_r\_address <= 16'b0; state <= DONE\_READ; e else begin fract\_index <= fract\_index\_sum; w\_r\_address <= fract\_index\_sum[15:0]; state <= WAIT\_READ; end</pre>

## wav\_handler.c

10 🗸	struct HEADER {						
11	unsigned char riff[4];	// RIFF string					
12	unsigned int overall_size;	// overall size of file in bytes					
13	unsigned char wave[4];	// WAVE string					
14	unsigned char fmt_chunk_marker[4];	// fmt string with trailing null char					
15	unsigned int length_of_fmt;	// length of the format data					
16	unsigned int format_type;	// format type. 1-PCM, 3- IEEE float, 6 - 8bit A law, 7 - 8bit mu law					
17	unsigned int channels;	// no.of channels					
18	unsigned int sample_rate;	<pre>// sampling rate (blocks per second)</pre>					
19	unsigned int byterate;	<pre>// SampleRate * NumChannels * BitsPerSample/8</pre>					
20	unsigned int block_align;	// NumChannels * BitsPerSample/8					
21	unsigned int bits_per_sample;	// bits per sample, 8- 8bits, 16- 16 bits etc					
22	unsigned char data_chunk_header [4];	// DATA string or FLLR string					
23	unsigned int data_size;	// NumSamples * NumChannels * BitsPerSample/8 - size of the next chunk that will be read					
24	};						
25							
26							
27	27 struct HEADER header;						
28	<pre>int read_wav(int**data, char* filename, int verbose);</pre>						

## Parses input .wav headers & data segment

# Conclusions

- Successfully Implemented the desired behavior.
- Pitch-shifting in hardware.
- User Interface logic & file handling in software.
- We did not implement a mixer.