CSEE4840 Embedded Systems Video Game: Monster Casino

By Zongwei Zhen(zz3083), Chenzhi Lu(cl4407), Shaokun Feng(sf3209) Professor: Stephen A. Edwards



TRANSCENDING DISCIPLINES, TRANSFORMING LIVES

COLUMBIA ENGINEERING The Fu Foundation School of Engineering and Applied Science

Outline

- 1. Introduction
- 2. Sysytem Design
- 3. Hardware Design
- 4. Software Design
- 5. Improvements





Final Project

Part 1 – Introduction



Part 1 – Introduction

In this project, our group designed a single-player and online dual-mode battle game based on SoC (System on Chip) called Monster Casino. This game combines elements of casino slot machines with monster capture and monster battle. The objective is to obtain monsters from the slot machine, nurture them, join the battle with wild monster, and finally use the monster to beat boss monster or play against other player via online and win the game.

The FPGA is responsible for reading images, driving the screen, playing background music. The software communicates with the FPGA through Avalon bus to complete the design of the game logic, send user controlling message and internet transmitting.



Final Project

Part 2 – System Design



Part 2 – System Design

Peripherals Design Overview

As the main board of DE1-SoC, the peripherals connect with screen monitor, earphone, joystick and other boards.





Part 2 – System

System Design Overview

The design involves a USB joystick that sends scan codes to a System-on-Chip (SoC), which decodes these into game commands. These commands drive game logic, which controls image and audio outputs. Visuals are displayed via VGA after pixel data is fetched from ROM. Audio tones, managed in Verilog, are generated through frequency division, played via a DAC, and output through headphones using an onboard amplifier. Additionally, game data is transmitted over Ethernet for online gameplay.





Final Project

Part 3 – Hardware Design



General Bus

In the design, we used 8*32 bits different registers.

						_	Tab	le 1: E	3Ľ	ΓS	15:00			_		
Address	1	15 14	13	12	11	10	98	7	6	5	1	3	2	1	0	Description
00	Attack Address of Boss				Boss Blood Percent				Bos	ss Patte	rn	Blood Enable	Boss Enable	BOSS		
04	Tune Control									SOUND						
08	1	Fire Size Elf Blood Percent					Enen	Enemy Blood Percent F				Fire Enable	Elf Blood Enable	Enemy Blood Enable	Wall Enable	Background
12	Enemy Weapon Y Weapon Pattern			Enemy Weapon Enable	Slot2 P	attern	ttern Slot1 Pattern			Slot0 P	attern		Slots Visible	SLOTS & WEAPON		
16	1	Elf Weapon Y Elf Weapon Pattern				ern	72		Е	lf Weapon	Туре	Elf Defend Enable	Enemy Defend Enable	Elf Attack Enable	WEAPON	
20	1	Elf X			Enemy l	Pattern	Elf Pattern	Enen Actio	ny on	E A	$_{ m ction}$	Enemy Fold	Elf Fold	Enemy Visible	Elf Visible	ELF
24	Level Value						Coin Value								CHAR	
28	Pointer Y Pointer			Pattern	tern				Pointer Move				Pointer Visible	POINTER		

							T	<u>able 2:</u>	BITS	31:16		_	_	_		-	
Address	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	Description
00							Atta	ck Add	lress of	Boss		BOSS					
04	Tune	Contro	l														SOUND
08	Sentences Choosing Fire Size								Background								
19	Enom	v Woor	oon X								Enom	v Woo	non V				SLOTS &
12	Enemy weapon A									WEAPON							
16	Elf W	Elf Weapon X Elf Weapon Y								WEAPON							
20	Elf Y Elf X								ELF								
24	HP ATK								CHAR								
28	Pointer X Pointer Y												POINTER				

Graphics

In our design, graphics are implemented through two primary methods:

- ROM Storage for Basic Graphics: Key figures like elves, bosses, and backgrounds are stored in ROM. Due to ROM's size limitations, RGB888 format (3 bytes per pixel) is not used. Instead, images are downsampled using Matlab, reducing color depth to one byte per pixel, which references a color table. Matlab is also used to resize images and convert them to .mif format, suitable for storage and retrieval via an Intel IP block.
- Hard-coded Graphics in SystemVerilog: Certain elements such as elf and enemy weapons, and protective circles are hardcoded directly in SystemVerilog, bypassing the need for ROM storage.



Picture ROM Design Overview

	la Edit Custom Concerta Many Taola Unia											
• Control (Control (Cont))))	e Edit System Generate View Tools Help											
Image: constrained in the constrained i	🖶 IP Catalog 🕺 📃 🗖 🗖	Systen	n Contents 🕴 Address Map 😂 Inf	terconnect Require	ments 🛛							- d C
Image: control in the set of the	A	10 ja	System: soc_system Path: clk_	0								
The state is a consponent		+ Use	Connections	Name	Description	Export	Clock	Base	End	IRO	Tags	Opcod
• A via dia manoni intervisione	- New Component			avaion_ren_c	sha Avalan Streaming Sink	Double click to	[CIK]		1 (M)			
Provide difference of the control of the co	- • Audio			external inte	rface Conduit	audio 0 external i	[CIK]					
Subjective to the state of the state	- • VGA Ball	<u></u>		🗆 🖳 audio pll (Audio Clock for DE-series Boa							
We way the set of t	- Other		• • •	→ ref_clk	Clock Input	Double-click to	clk_0					
Market Name Name Name Name Name Name Name Name	• System	x	• • •	→ ref_reset	Reset Input	Double-click to	12 122					
• Giss manual problem in the start of the	Basic Functions			H audio_clk	Clock Output	audio_pll_0_audio	audio_pll					
the the field is a function of the set of the s	- DSP	-		reset_source	Reset Output	Double-click to				_		_
 Build Provide Build Provide Procession and controls re- Procession and controls re- Procession and controls re- Procession and controls re- Procession and reprint and re- Procession and re- Procession and reprint and re- Procession and re- Procession and reprint and re- Procession and re- Pro	- Interface Protocols		• • • • • • •	+ clk1	Clock Input		clk 0					
Percent of the state band values Per	- Low Power		↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓	> s1	Avalon Memory Mapped Slave		[clk1]	0x0001 0000	0x0001 f9ff			
 Description of the second of the se	Processors and Peripherals		• • •	→ reset1	Reset Input	Double-click to	[clk1]					
the state components b. University Program	- Osys Interconnect	¥		wall_pic	On-Chip Memory (RAM or ROM		1.000					
A value Marco Mapped Silve	- Tri-State Components		• • •	→ clk1	Clock Input	Double-click to	clk_0		0.000			
<pre>result not control of the set of the se</pre>	🖕 University Program			⇒ sl	Avalon Memory Mapped Slave	Double-click to	[clk1]		0x0000_3bff			
Line and the set of				→ reset1	Reset Input	Double-click to	[clk1]					
Image: Instance				aznuana_pic	Clock Input		dko					
Learning and a contract of the contract of					Avalon Memory Manned Slave		[c]k11	e 0x0002 0000	0x0002 7fff			-
Image: Control of the control of th			• • •	> reset1	Reset Input		[clk1]	- 0x0002_0000	0.0002_7111			
New Cell Image: Addition Image: Cell Concentration		V		char_pic	On-Chip Memory (RAM or ROM							
New memory The Addam Image: Control in the factor of the facto			• • • • • • • • • • • • • • • • • • •	→ clk1	Clock Input	Double-click to	clk_0		000			
Reset input Postbe-click ro (cli1) Postbe-click ro (cli1) Postbe-click ro Clock input Postbe-click ro (cli1) Postbe-click ro (cli1) Postbe-click ro Clock input Postbe-click ro (cli1) Postbe-click ro (10.00 miles			⇒ sl	Avalon Memory Mapped Slave	Double-click to	[clk1]		0x0000_49ff			
Wearport is On-Chip Memory (RAM of ROM) Dualita-click true (k.0) 0.00000_53ff Wearport is stat Avaion Memory Mapped Slaw Dualita-click true (k.0) 0.00000_53ff Wearport is stat Avaion Memory Mapped Slaw Dualita-click true (k.0) 0.00000_53ff Wearport is stat Avaion Memory Mapped Slaw Dualita-click true (k.0) 0.00000_53ff Wearport is stat Avaion Memory Mapped Slaw Dualita-click true (k.0) 0.00000_53ff Wearport is Stat Avaion Memory Mapped Slaw Dualita-click true (k.0) Dualita-click true (k.0) Wearport is Stat Avaion Memory Mapped Slaw Dualita-click true (k.0) Dualita-click true (k.0) Wearport is Stat Avaion Memory Mapped Slaw Dualita-click true (k.0) Dualita-click true (k.0) Wearport is Stat Avaion Memory Mapped Slaw Dualita-click true (k.0) Dualita-click true (k.0) Wearport is Stat Avaion Memory Mapped Slaw Dualita-click true (k.0) Dualita-click true (k.0)	New Edit	_	• •	→ reset1	Reset Input	Double-click to	[clk1]					
Werenced with an organization of the standy of the stan		V		🖻 weapon_pic	On Chip Memory (RAM or ROM							
Soc_system (soc_system.apys) 	🛃 Hierarchy 💠 Device Family 😂 🛛 🗖 🗖		Ť L	CIKI	Clock Input		CIK_U	0×0000 5000	0×0000 Foff			
a do_grade (bd_system (bd_system)) • audo_grad, wideo_config_0_external_interface • audo_grad, wideo_config_0_external_interface • audo_grad, audo_sick • ckk • ckk • reset • audo_grad • audo_	Tana austan (ana austan ausa)			+ si	Reset Innut		[CIK1]	= 0x0000_5000	0x0000_5311			
 audio_geternal_interface audio_geternal_interface audio_geternal_interface audio_geternal_interface audio_geternal_interface audio_geternal_interface audio_geternal_interface audio_geternal_interface by solution ch ck by solution ch ck ch ck<!--</td--><td>Soc_system [soc_system.dsys]</td><td>V</td><td></td><td>E elf pic</td><td>On-Chip Memory (RAM or ROM</td><td>CONTRACTOR LO</td><td>[cinz]</td><td></td><td></td><td></td><td></td><td></td>	Soc_system [soc_system.dsys]	V		E elf pic	On-Chip Memory (RAM or ROM	CONTRACTOR LO	[cinz]					
 audo and video_config_0_external_interface audo audo znk audo audo znk audo audo znk audo audo znk b hps b hps c hps ddr3 c hps ddr3 c audo audo znk c audo znk <	audio_0_external_interface	_	• • •	→ clk1	Clock Input	Double-click to	clk 0					
Handby Dig 2 dudo Citk thys	audio and video config o external interface			→ sl	Avalon Memory Mapped Slave	Double-click to	[clk1]	= 0x0000_8000	0x0000_9fff			
A construction of the second			• • •	→ reset1	Reset Input	Double-click to	[clk1]					
How provide config 0 Share and op 1		V		words_pic	On-Chip Memory (RAM or ROM							
<pre>reset: Available of the time of t</pre>	hps ddr3		• • •	+ clk1	Clock Input		clk_0	0.0000 -000	00000			
• Viga I escl. pescl. inpl. (ki.) • Viga I escl. pescl. inpl. (ki.) • audio_ol audio_ol III IIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	nps_ddro		0-	→ SI	Avaion Memory Mapped Slave		[CIK1]	= 0x0000_a000	0x0000_a0e0			
	- vga	4		resett	ineset input	Double-click to	[CIK1]					
	r ⊕ audio 0											
 	- 🖬 audio and video config 0		🖞 👿 Current filter:									
	≻ 🗓 audio_pll_0	X= Massa	200 12									
Type Path Message Contraction Path Message Contraction Sec system.audio_0.avalon_right_channel_source audio_0.avalon_right_channel_source must be connected to an Avalon-ST sink Contraction Soc_system.audio_0.avalon_right_channel_source audio_0.avalon_right_channel_source must be connected to an Avalon-ST sink Contraction Soc_system.audio_0.avalon_right_channel_source audio_0.avalon_right_channel_source must be connected to an Avalon-ST sink Contraction Soc_system.audio_o.avalon_right_channel_source audio_and_video_config_0.avalon_av_config_alave must be connected to an Avalon-ST sink Contraction Soc_system.audio_and_video_config_0 audio_and_video_config_0.avalon_av_config_alave must be connected to an Avalon-ST sink Connections Soc_system.audio_and_video_config_0 audio_and_video_config_0.avalon_av_config_alave must be connected to an Avalon-ST sink Connections Soc_system.audio_and_video_config_0 audio_and_video_config_0.avalon_av_config_alave must be connected to an Avalon-ST sink Connections Soc_system.audio_and_video_config_0 audio_and_video_config_0.avalon_av_config_alave must be connected to an Avalon-ST sink Soc_system.audio_soc_soc_soc_soc_soc_soc_soc_soc_soc_so	🗠 💷 azhdaha_pic	o= Messa	iges «									
P Main Warnings addio_0.avalon_left_channel_source must be connected to an Avalon-ST sink B soc_system.audio_0.avalon_left_channel_source audio_0.avalon_left_channel_source must be connected to an Avalon-ST sink B soc_system.audio_0.avalon_right_channel_source audio_0.avalon_left_channel_source must be connected to an Avalon-ST sink B soc_system.audio_and_video_config_0 audio_and_video_config_0.avalon_av_config_slave must be connected to an Avalon-ST sink B soc_system.audio_and_video_config_0 audio_and_video_config_0.avalon_av_config_slave must be connected to an Avalon-ST sink B soc_system.hps_0 HPS Main PLL counter settings: n = 0 m = 73 B soc_system.hps_0 HPS perpherial PLL counter settings: n = 0 m = 39	► 🗣 char_pic	Туре	Path					Message				
	≻ ⊕ clk_0	የ 🛕	3 Warnings									
 Connections Subject Subject	► D elf_pic		soc system.audio 0.avalon left d	hannel source	audio 0.avalon left channel sour	e must be connected to	o an Avalon	-ST sink				
Stratp (p)	≻ 唱 hps_0	A	soc system audio 0 avalon right	channel source	udio 0 avalon right channel sou	ree must be connected	to an Avalo	n-ST sink				
A soc_system.aduo_and_yrdee_coning_0 aduo_and_yrdee_coning_varian_arconing_share must be connected to an Avaion.4WM master A soc_system.aduo_and_yrdee_coning_0 aduo_and_yrdee_coning_varian_arconing_share must be connected to an Avaion.4WM master A soc_system.aduo_and_yrdee_coning_0 aduo_and_yrdee_coning_varian_arconing_share must be connected to an Avaion.4WM master Soc_system.aduo_and_yrdee_coning_0 aduo_and_yrdee_coning_varian_arconing_share must be connected to an Avaion.4WM master Soc_system.aduo_and_yrdee_coning_0 aduo_and_yrdee_coning_varian_arconing_share must be connected to an Avaion.4WM master Soc_system.aduo_and_yrdee_coning_0 aduo_and_yrdee_coning_varian_arconing_share must be connected to an Avaion.4WM master Soc_system.aduo_and_yrdee_coning_0 aduo_and_yrdee_coning_varian_arconing_share must be connected to an Avaion.4WM master Soc_system.aduo_and_yrdee_coning_0 aduo_and_yrdee_coning_varian_arconing_share must be connected to an Avaion.4WM master Soc_system.aduo_and_yrdee_coning_0 aduo_and_yrdee_coning_varian_arconing_share must be connected to an Avaion.4WM master Soc_system.aduo_and_yrdee_coning_0 aduo_and_yrdee_coning_varian_arconing_share must be connected to an Avaion.4WM master Soc_system.aduo_and_yrdee_coning_0 aduo_and_yrdee_coning_varian_arconing_share must be connected to an Avaion.4WM master Soc_system.aduo_and_yrdee_coning_0 aduo_and_yrdee_coning_varian_arconing_share must be connected to an Avaion.4WM master Soc_system.aduo_and_yrdee_coning_0 aduo_and_yrdee_coning_varian_arconing_share must be connected to an Avaion.4WM master Soc_system.aduo_and_yrdee_coning_0 aduo_and_yrdee_coning_varian_arconing_share must be connected to an Avaion.4WM master Soc_system.aduo_and_yrdee_coning_0 aduo_and_yrdee_coning_varian_arconing_share must be connected to an Avaion.4WM master Soc_system.aduo_and_yrdee_coning_0 aduo_and_yrdee_coning_varian_arconing_share must be connected to an Avaion.4WM master Soc_system.aduo_and_yrdee_coning_0	P D slot_pic		soc_system audio_statulor_right_	- o			co ann Arano	alter an Avelan Mitter				
• Weapon_pic • Weapon_pic • Weapon_pic • Weapon_pic • Soc_system.hps_0 • HPS Main PLL counter settings: n = 0 m = 73 • Soc_system.hps_0 • HPS peripherial PLL counter settings: n = 0 m = 39 • Connections			soc_system.audio_and_video_cont	ig_u a	audio_and_video_config_0.avalon_	av_coning_slave must i	be connecte	to an Avalon-MM m	aster			
Words_pic Words_pic Connections Soc_system.hps_0 HPS Main PLL counter settings: n = 0 m = 73 Soc_system.hps_0 HPS peripherial PLL counter settings: n = 0 m = 39	P 🗣 weapon pic	9 (I)	2 Into Messages									
	► 🖶 words pic	0	soc_system.hps_0	ŀ	HPS Main PLL counter settings: n = 0 r	m = 73						
	- Connections	0	soc_system.hps_0	ŀ	IPS peripherial PLL counter settings: r	n = 0 m = 39						
	0 Errora 2 Warnings										Gaparata HDI	Finish

Audio

We used MIDI files from Pokémon-related websites, converting these into 16bit audio waves using MATLAB, and stored them as MIF files, limited to 8192 bytes due to storage constraints.

For continuous background music, we generated tones using Verilog, controlled by signals from the Avalon bus. Audio output was managed using the WM8731 audio module and IP blocks, with communication facilitated by a FIFO system between the audio module and the VGA-ball.

The system operates at an 8kHz sampling rate with a 16-bit width, regulated by a frequency-reducing counter. Background music is input into the system via the Avalon bus to a specific register, allowing for software control of the melody.



Music ROM IP Block

🛎 Activities 🌲 Platform Designer - soc_system.qsys (/homes/user/stud/fall23/z3083/Downloads/version11/Project_hw/so 👻 Thu 19:01 •	
Platform Designer - soc_system.qsys (/homes/user/stud/fail23/zz3083/Downloads/version11/Project_hw/soc_system.qsys)	×
ile Edit System Generate View Tools Help	
1 Parameters 88	- 5 8
System: soc system Path: slot_pic	
On-Chip Memory (RAM or ROM) Intel FPGA IP altera_avalon_onchip_memory2	<u>D</u> etails
r Memory type	
Type: ROM (Read-only)	
Dual-port access	
Single clock operation	
Read During Write Mode:	
Block type: AUTO	
* \$jze	
Enable different width for Dual-port access	
Slave S1 Data width: 8 💌	
Total memory size: 64000 bytes	
Minimize memory block usage (may impact fmax)	
" Read latency	
Slave s1 Latency: 1 -	
Slave s2 Latency:	
* ROM/RAM Memory Protection	
Reset Request: Enabled 💌	
" ECC Parameter	
Extend the data width to support ECC bits: Disabled 💌	
* Memory initialization	
☑ Initialize memory content	
🗹 Enable non-default initialization file	
Type the filename (e.g: my_ram.hex) or select the hex file using the file browser button.	
User created initialization file: /user/stud/fall23/z3083/Downloads/version10/Project_hw/mif/slot.mif	
🔲 Enable Partial Reconfiguration Initialization Mode	
🗌 Enable In-System Memory Content Editor feature	
Instance ID: NONE	
User is required to provide memory initialization files for memory. Memory will be initialized from /user/stud/fall23/zz3083/Downloads/version10/Project_hw/mif/slot.mif	
0 Errors, 3 Warnings	Generate HDL Finish
🕅 Hama	1/2



Rom picutre

In the slot machine, our 5 images together occupy 60000 bytes of ROM. The boss's 4 action images occupy 49152 bytes of ROM. The elf's two images occupy 8192 bytes of ROM. The background images, including two states of wall and floor images, mirrored two flame images, and one reward symbol, occupy 7168 bytes of ROM. Finally, characters occupy 265 bytes, and numbers occupy 320 bytes of ROM. The overall occupancy is less than the ROM limit on the board.

		Table 3:	ROM Pict	ure	
NAME	Graphic	Size(bits)	Color Bits	#Required	Total Size(bytes)
Background		32 x 32	8	7	7168
Slot		100 x 128	8	5	60,000
Boss	a the second sec	96 x 128	8	4	49,152
Elf/Enemy		64 x 64	8	2	8,192
Font	PRESS	5 x 8	1	53	265
Numbers	EDD	16 x 16	1	10	320

Final Project Part 4 – Sofware Design



User Input

Our project involves connecting controllers to the software program via USB input. We use the Linux libusb-1.0 C library to read USB scan codes, and the interface is initialized using the keyboard function. Players can control the pointer and elf movement using the arrow keys, stop the slot machine and defend during battle with the B key, and attack and capture elves during battle with the A key. The slot is reset using the Y key, and the menu is navigated with the X key.

Ta	ble 5: Butt	on Presses
Left/Right	0x00	Left Pressed
	0xFF	Right Pressed
Up/Down	0x00	Up Pressed
	0xFF	Down Pressed
X/Y/A/B	0x1F	X Pressed
	0x2F	A Pressed
	0x4F	B Pressed
3	0x8F	Y Pressed
Byte7	0x20	New Game

Online Battle

The real-time online battle system implemented in this project allows players to engage in dynamic combat scenarios over a network, offering a seamless multiplayer experience through TCP communication.

Communication Protocol:

•Initial Setup:

- Host: Listens on a predefined port for TCP connections.
- Client: Connects and sends initial settings via a handshake message.
- Acknowledgment: Host confirms the connection, transitioning both to battle mode.
- •During Battle:
 - Host to Client: Sends continuous updates on game state and player health.
 - Client to Host: Sends current player actions for synchronization.



Game Logic

After the game starts, enter slot machine mode. Then, enter the Catch mode to capture the elf by judging whether three identical slots appear. After capturing, return to slot mode. Once the number of allowed coin flips is reduced to 0, boss mode is entered. After successfully capturing the elf, players can choose to enter battle mode from the menu. Players can choose to fight wild monsters, fight bosses, or fight other players online.





Game Logic

Now let's welcome Shaokun Feng to give a live demonstration about detailed game logic.









Final Project

Part 5 – Improvements





Compared with the last time we met with the professor, our project has improved significantly.

- We reconstructed the underlying display logic
- We greatly enriched the game logic
- We added an online battle mode so that the game can support multiplayers, increasing the fun and interactivity of the game



Part 5 - Improvements

Reconstruction the underlying display logic

In the past we only used two register addresses, one for image and one for sound. There are complex classification discussions on the display of images (just like different types of MIPS instructions), which eventually leads to timing problems in the entire SOC system. The images on the screen will flicker and be unclear. Now after our reconstruction, we use ROM to store images and use 8 32-bit registers to interact with the bus. Now our images are clear and stable, which greatly improves the user experience.

always_ff @(posedge clk)
if (reset) begin
ppu_info <= 32'd_0;
<pre>sound_buff <= 32'd_0;</pre>
end else if (chipselect && write)
case (address)
3'h0 : ppu_info <= writedata;//graphics info
3'h1 : sound_buff <= writedata;// sound
endcase

Contribution

In this project, every member of the team played an integral role. Zongwei is responsible for the design of the entire game hardware, including images and music, as well as the framework design of the software part, and the writing of the report; Chenzhi is responsible for the partially design of the hardware music, the game logic of the game software, the presentation, the finalization of the paper, and the final debugging process of the game; Shaokun was responsible for the game design of the online battle, the game software design, the writing of the paper, and the final debugging of the game.



Contribution

Among us, we would like to sincerely thank Zongwei for his efforts. After the first meeting with the professor, he made a decisive decision to reconstruct our underlying hardware display logic code. As we all know, hardware reconstruction is very time-consuming. Zongwei spent three nights in the laboratory and finally completed the code reconstruction. His spirit inspired the rest of us and allowed us to complete the task within the limited time. Due to campus restrictions, the final days of the project were extremely difficult, but every member of the team never gave up and helped each other, and finally achieved today's results. This is an unforgettable time.



Finally, we would like to express our gratitude to the professor Edward and all teaching assistants of CSEE 4840 for their valuable opinions and selfless help. We will use the knowledge we have learned to make further progress in the future!



THANK YOU

