What Do We Do With 10¹² Transistors? The Case for Precision Timing

Stephen A. Edwards


Columbia University

What Not To Do

• Not just a single CPU

Processor architects have already given up trying to figure out how to waste that many transistors

 Not just one big memory
 Von Neumann Bottleneck
 10¹² bits vs. a 1 GHz clock: minutes



What Not To Do

- Not "Internet-on-a-chip" (TCP/IP over Ethernet)
 On-chip communication more reliable
 No on-chip backhoes to worry about
 We are not good at programming these anyway
- Not just an FPGA


Non-software systems disappeared in the early 1980s

Every interesting system has lots of software




What We Probably Will Do

An FPGA-like mesh of computational elements floating in a sea of communication.



What Sort Of Processor?




Hypothesis: it should be a precision-timed "PRET" processor

Embedded Systems Dominate

• In 2004, 97% of the 6.5 billion processors shipped went into embedded system.

In 2004, 674 million cell phones sold,
3.3 billion total subscribers
2004 world population: 6.4 billion







Embedded Application Areas

Hard real-time systems

- Avionics
- Automotive
- Multimedia
- Consumer Electronics










The World as We Know It

We do not consider how fast a processor runs when we evaluate whether it is "correct."



Salvador Dali, *The Persistence of Memory*, 1931. (detail)

This Is Sometimes Useful For


- Programming languages
- Virtual memory
- Caches
- Dynamic dispatch
- Speculative execution
- Power management (voltage scaling)
- Memory management (garbage collection)
- Just-in-time (JIT) compilation
- Multitasking (threads and processes)
- Component technologies (OO design)
- Networking (TCP)

But Time Sometimes Matters



Kevin Harvick winning the Daytona 500 by 20 ms, February 2007. (Source: Reuters)

Isn't Real-Time Scheduling Solved?




Fixed-priority (RMA): schedulable if < 69% utilization Variable-priority (EDF): schedulable if < 100% utilization Hinges on knowing task execution times

Worst-Case Execution Time

Virtually impossible to compute on modern processors.

Feature	Nearby	Distant	Memory
	instructions	instructions	layout
Pipelines	\checkmark		
Branch Prediction	n $$	\checkmark	
Caches	\checkmark		\checkmark

Processors are Actually Chaotic




Berry et al., *Chaos in computer performance*, Chaos 16:013110, 2006.

Sprott, *Strange Attractors*, Herring Figure 5–13.

State-of-the-art WCET

- Motorola ColdFire
- Two coupled pipelines (7-stage)
- Shared instruction & data cache
- Artificial example from Airbus
- Twelve independent tasks
- Simple control structures
- Cache/Pipeline interaction leads to large integer linear programming problem



C. Ferdinand et al., "Reliable and precise WCET determination for a real-life processor," EMSOFT 2001

The Problem

Digital hardware provides extremely precise timing



20.000 MHz (± 100 ppm)

and modern architectural complexity discards it.

Our Vision: PRET Machines


PREcision-Timed processors: Performance & Predicability



(Image: John Harrison's H4, first clock to solve longitude problem)

Caches and Memory Hierarchy?

Our goal: a predictable memory hierarchy Use software-managed scratchpads with compiler support




Well-studied: Panda et al. [EDAC 1997], Kandemir et al. [DAC 2001, 2002], Banakar et al. [CODES 2002], Angiolini et al. [CASES 2003, 2004], Udaykumaran et al. [CASES 2003, 2004], Udaykumaran et al. [CASES 2003], Verma et al [DATE 2004], Francesco et al. [DAC 2004], Dominguez et al. [JES 2005], Li et al. [PACT 2005], Egger et al. [Emsoft 2006], Janapsatya et al. [ASPDAC 2006].

Pipelines?

Use thread-interleaved pipelines to avoid hazards

An old idea (60s): one thread per pipeline stage

Like Simultaneous Multi-threading, but it works



Lee and Messerschmitt, *Pipeline Interleaved Programmable DSP's: Architecture*, ASSP-35(9) 1987.

Interrupts?

One processor per interrupt source

Use polling; more predictable

I/O processors have a long history anyway

Really a way to share the processor resource across I/O sources



Isn't this wickedly inefficient?


Go Ahead: Leave Processors Idle

Modern processors do this at the functional unit level. Schuette and Shen (MICRO 1991) found for their VLIW,

Unit	Utilization	
Integer Fetch Unit	12–44%	_
Floating-point Fetch Unit	7–23%	
Integer Registers	4-37%	This is actually
Floating-point Registers	8–25%	a good thing for
Shared Registers	1–65%	power
Integer Bus	1-22%	P · · · · ·
Floating-point Bus	4–25%	
Shared Bus	2–5%	
Address Bus	2-37%	

Communication?


Use time-triggered busses (statically scheduled, periodic) Examples: FlexRay, TTP, ATM



Source: TZM


Shared Resources?

Like communication, scheduled, periodic access sharing




First Ferris Wheel, 1893 World's Columbian Exposition, Chicago

The Parallax Propeller Chip



The Parallax Propeller Chip



Operating System?

Process scheduling not necessary

Resource allocation largely static

Hardware abstraction layer (device drivers, etc.) useful

An Example: An ISA with Timing

MIPS-like processor with 16-bit data path as proof of concept for ISAs with timing


One additional "deadline" instruction:

dead timer, timeout

Wait until *timer* expires, then immediately reload it with *timeout*.


Nicholas Ip and Stephen A. Edwards, "A Processor Extension for Cycle-Accurate Real-Time Software," Proceedings of EUC, Seoul, Korea, August 2006.

Programmer's Model





Program counter




Instructions


add	Rd, Rs, Rt
addi	Rd, Rs, imm16
and	Rd, Rs, Rt
andi	Rd, Rs, imm16
be	Rd, Rs, offset
bne	Rd, Rs, offset
j	target
lb	Rd, (Rt + Rs)
lbi	$\mathbf{D} 1 (\mathbf{D} + \mathbf{C} \mathbf{C} + \mathbf{C})$
IDI	Rd, ($Rs + offset$)
mov	Rd, (Rs + offset) Rd, Rs
mov	Rd, Rs
mov movi	Rd, Rs Rd, imm16
mov movi nand	Rd, Rs Rd, imm16 Rd, Rs, Rt
mov movi nand nandi	Rd, Rs Rd, imm16 Rd, Rs, Rt

or	Rd, Rs, Rt
ori	Rd, Rs, imm16
sb	Rd, ($Rt + Rs$)
sbi	Rd, $(Rs + offset)$
sll	Rd, Rs, Rt
slli	Rd, Rs, imm16
srl	Rd, Rs, Rt
srli	Rd, Rs, imm16
sub	Rd, Rs, Rt
subi	Rd, Rs, imm16
dead	T, Rs
deadi	T, imm16
xnor	Rd, Rs, Rt
xnori	Rd, Rs, imm16
xor	Rd, Rs, Rt
xori	Rd, Rs, imm16

Architecture



Behavior of Dead




Case Study: Video

 80×30 text-mode display, 25 MHz pixel clock

Need 40 ns precision

Shift register in hardware; everything else in software



Case Study: Video

movi	\$2, 0	; reset line address	Two nested loops:
row: movi line:	\$7,0	; reset line in char	 Active line
deadi		; h. sync period	
movi ori	\$14, HS+HB \$3, \$7, FONT	; font base address	 Character
deadi	\$t1, 48	; back porch period	
movi <mark>deadi</mark> mov	\$14, HB <mark>\$t1, 640</mark> \$1, 0	; active video period ; column number	Two timers:
char:	. ,	,	• ¢+1 for line timing
lb	\$5, (\$2+\$1)	; load character	 \$t1 for line timing
shli deadi	\$5, \$5, 4 \$t0, 8	; *16 = lines/char ; wait for next characte	r ¢t0 for abore ator
lb	\$14, (\$5+\$3)	; fetch and emit pixels	•r • \$t0 for character
addi	\$1, \$1, 1	; next column	
bne	\$1, \$11, char		78 lines of assembly
deadi	\$t1, 16	; front porch period	
movi addi	\$14, HB \$7, \$7, 1	; next row in char	replaces 450 lines
bne addi bne	\$7, \$13, line \$2, \$2, 80 \$2, \$12, row	; repeat until bottom ; next line ; until at end	of VHDL (1/5th)

Case Study: Serial Receiver

Sampling rate under movi \$3, 0x0400 ; final bit mask (10 bits) ; half bit time for 9600 baud software control movi \$5, 651 shli \$6, \$5, 1 ; calculate full bit time wait for start: Standard algorithm: bne \$15, \$0, wait for start got start: wait \$t1, \$5 ; sample at center of bit 1. Find falling edge ; clear received byte movi \$14, 0 of start bit ; received bit mask movi \$2, 1 movi \$4, 0 ; clear parity dead \$t1, \$6 ; skip start bit 2. Wait half a bit receive bit: dead \$t1, \$6 ; wait until center of next bit time mov \$1, \$15 ; sample xor \$4, \$4, \$1 ; update parity and \$1, \$1, \$2 ; mask the received bit 3. Sample or \$14, \$14, \$1 ; accumulate result shli \$2, \$2, 1 ; advance to next bit bne \$2, \$3, receive bit 4. Wait full bit time check parity: \$4, \$0, detect baud rate be andi \$14, \$14, 0xff; discard parity and stop bits 5. Repeat 3. and 4.

Implementation

Synthesized on an Altera Cyclone II FPGA (DE2 board)

Coded in VHDL

Runs at 50 MHz

Unpipelined

Uses on-chip memory



Our Vision: PRET Machines

Predictable performance, not just good average case

Current	Alternative
Caches	Scratchpads
Pipelines	Thread-interleaved pipelines
Function-only ISAs	ISAs with timing
Function-only languages	Languages with timing
Best-effort communication	Fixed-latency communication
Time-sharing	Multiple independent processors

Final Provocative Hypothesis

PRET will help parallel general-purpose applications by making their behavior reproducible.

Data races, non-atomic updates still a danger, but at least they can be reproduced.