Embedded System Final Project: Camera Control

Fatima Dantsoho, fd2508 Micheal Lanzano, mml2238

Introduction	2
System Architecture	2
Hardware	3
OV7670 camera module	3
YCbCr	4
Signal Communication	5
SCCB (Serial Camera Control Bus)	6
Sobel Filter	6
Software	7
Discussion	8
References	9
Appendix	10

I. Introduction

The main objective of this project is to design a digital camera system using OV7670 camera module to illustrate the main concepts related to design with SystemVerilog and DE1 SoC Board, video format, CMOS camera, basic image processing such as edge detection in embedded programming of microcontrollers.



Figure 1 - grayscale and edge picture





Figure 2 - System Block Diagram

In this application, real time video image processing on the FPGA, scene irradiance data collected by an OV7670 CMOS will be streamed to the FPGA target board where it will be processed by convolution filters and finally output as a signal to a VGA display. The software will generate the filtering mode - where it can alternate between normal mode and filtered mode. The user will interact with software with the keyboard. Avalon buses will be used for transferring video streams from the camera and to the VGA display.

Our project performs 3 main operations:

- 1. Interface with camera
- 2. Apply a filter to the video stream
- 3. Display the video on VGA output

We connect the OV7670 camera module to the FPGA, retrieve video frames from the camera module, store it in a DUAL port BRAM temporarily and feed the data to the sobel filter and input from the user space is used to choose the video output mode between the filtered and normal video.

II. Hardware A. OV7670 camera module



Figure 3 - OV7670 CMOS camera module

The OV7670 camera module is a low cost image sensor and a DSP which works at a maximum of 30 frames per second i.e, 640 by 480 resolution, which is the same as that of the VGA. This is equivalent to 0.3 MegaPixels. The OV7670 camera header comes with a 9 by 2 header. The I/O signals of the camera module are listed below:

Pin	Туре	Description	
VDD	Power Supply	Power Supply	
GND	Power Supply	Ground level	
SDIOC	Input	SCCB clock	
SDIOD	Inout	SCCB data	
VSYNC	Output	Vertical synchronization	
HREF	Output	Horizontal synchronization	
PCLK	Output	Pixel clock	
XCLK	Input	System clock	
D0-D7	Output	Video parallel output	
RESET	Input	Reset (active low)	
PWDN	Input	Power down (Active high)	

Table 1 - camera I/O pins and description

B. YCbCr

The pixels from the OV7670 camera are encoded in YCbCr (or YUV) 4:2:2 format. The luminance component (Y) is the amount of white light of a color, while Cb/U and Cr/V are the chroma components, which encode the blue and red levels relative to the luminance component. Y channel encodes the gray scale levels of the image and it's the easiest way to get a monochrome image from our camera module. OV7670 uses the YUV 4:2:2 format which arrives in the following manner:

Ν	Byte
1st	U0
2nd	Y0
3rd	V0

4th	Y1
5th	U2
6th	Y2
7th	V2
8th	Y3

Table 2 - YUV 422 pixel arrival sequence

The pixels are arranged as:

Pixel 0	Y0	U0	V0
Pixel 1	Y1	U0	V0
Pixel 2	Y2	U2	V2
Pixel 3	Y3	U2	V2
Pixel 4	Y4	U4	V4
Pixel 5	Y5	U4	V4

Table 3 - pixel arrangement

C. Signal Communication

The D0 to D7 pixel data are sampled at the rising edge of the pclk clock signal. The D0-1 pixels are sampled only when HREF is high. The beginning of a line starts at the rising edge of the HREF signal and ends at the falling edge of HREF. Because the default pixel format is YUV 4:2:2 a pixel is represented by two bytes.

The display_480p module controls the VSYNC, HSYNC, line and frame signals. The HSYNC and VSYNC signals give us a point of reference to know when pixel data of a frame are being transmitted from the OV7670 camera module. Our project is designed to display a 640 by 480 VGA frame. When HSYNC is high, 640 pixels are captured which is a line 480 lines compose a frame which are captured when VSYNC is low.



Figure 4 - VGA frame timing diagram

D. SCCB (Serial Camera Control Bus)

OV7670 has the ability to preprocess images before it leaves the camera module because of its internal DSP. The Serial Camera Control Bus allows us to access the DSP. If the SCCB is working properly, the OV7670 will answer with an ACK if it has been addressed properly

We used the De1-SoC board for this project. To write the System Verilog code and to synthesize and generate FPGA programming files, and program the FPGA, we use Quartus Software from Altera.

The De1-SoC board has an oscillator based clock signal generator that produces a 50MHz clock signal to the FPGA. We use the PLL divider available on the Cyclone V to produce five clocks using the Megawizard Plug-In Manager of Quartus II Software. These clocks have signals of 100MHz, 50MHz, 25MHz, 12.5 MHz and 130MHz respectively which were used in different aspects of the project. For the frame buffer, we used a 2-PORT BRAM with separate write and read clocks to accommodate the different clock signals that drive the camera module and VGA display.

E. Sobel Filter

A filter kernel is an n x n array of coefficients that are used to calculate the sum of products in the neighborhood of the target pixel. A very common and useful type of image filter is the gaussian. A 2D gaussian is an n x n matrix whose elements take the value of the gaussian probability distribution as a function of its distance from the center of the kernel. We perform our Sobel filtering by doing a 2D convolution of our video frames with two kernels of dimension 3x3 in both X and Y directions.

$$G_y = \begin{bmatrix} +1 & +2 & +1 \\ 0 & 0 & 0 \\ -1 & -2 & -1 \end{bmatrix} \quad G_x = \begin{bmatrix} -1 & 0 & +1 \\ -2 & 0 & +2 \\ -1 & 0 & +1 \end{bmatrix}$$

Figure 5 - Y and X convolution kernel



Figure 6 - Image filter block diagram



Figure 7 - Convolution operation for a 3x3 kernel

As seen in Figure 5, we implemented 2 line buffers of size 800 which corresponds to the width of the VGA monitor. OV7670 camera module transfers images in 1D stream of bits so we use these buffers to stream the bits for the kernel convolution of 3x3 dimension.

III. Software

Since the sobel convolution module we implemented has a predetermined kernel, the only thing our software does is switch vga output from unfiltered video to video with edge detection applied. When a user presses the enter key, a get_filter() method in user space initiates an ioctl() call that reads a register in kernel space. The program prints the output mode corresponding to the register entry and calls the set_filter() method to make another call to ioctl() to cycle to the next output mode

IV. Discussion

With 4 different clock domains (FPGA,VGA, camera, and SCCB (I2C)) maintaining system stability and synchronizing the modules was a challenge. Further, as several modules took more than a single cycle to complete, these pipelines added further complexity to our project in the temporal domain. While we anticipated this conceptually, the reality of it was a lot to deal with. As a result we had to scale back our ambitions on the project. But by that same token it provided a tremendous learning opportunity that will be valuable going forward.

V. References

[1] *Web.Mit.Edu*, 2022, http://web.mit.edu/6.111/www/f2016/tools/OV7670_2006.pdf

[2] Guo, Yanhui, and Amira Ashour. Neutrosophic Set In Medical Image Analysis.

[3] Campos, Nelson. "2D Convolution In Hardware". *Sistenix.Com*, 2022, https://sistenix.com/sobel.html.

[4] "Digital Camera Project". *Dejazzer:Com*, 2022, http://www.dejazzer.com/eigenpi/digital_camera/digital_camera.html.

[5] "Gradient Filter Implementation on an FPGA - Part 1 Interfacing an FPGA with a Camera." *Blog - FPGA - element14 Community*, <u>https://community.element14.com/technologies/fpga-group/b/blog/posts/gradient-filter-implementation-on-an-fpga---part-1-interfacing-an-fpga-with-a-camera</u>.

VI. Appendix

TOP MODULE:

```
module ov7670 vga fb(CLOCK 50, HREF,VS, SDA, SCLK, clk 25, v clk,
incoming data, pclk, R, G, B, VGA VS, VGA HS, VGA BLANK N, LEDR, reset,
write, writedata, chipselect, address);
     input CLOCK 50;
     output [9:0] LEDR;
     assign LEDR[9:0] = 10'b0;
     input
               reset;
     input [7:0]
                    writedata;
     input
                    write;
     input
                    chipselect;
     input [7:0] address;
     output reg [7:0] R;
     output reg [7:0] G;
     output reg [7:0] B;
                                           //VGA
     output reg VGA HS, VGA VS;
     output wire VGA BLANK N;
     output wire v clk;
     inout SDA;
     output SCLK;
     input VS, HREF;
                                                 //OV7670
     input pclk;
     input [7:0] incoming data;
     output wire clk 25;
     reg [7:0] red, green , blue;
     wire [15:0] tx;
     wire [3:0] sccbState;
     assign v clk = clk 25;
      // framebuffer (FB)
   localparam FB WIDTH = 640;
    localparam FB HEIGHT = 480;
    localparam FB_PIXELS = FB_WIDTH * FB_HEIGHT;
    localparam FB ADDRW = $clog2(FB PIXELS);
    localparam FB DATAW = 8; // color bits
      localparam CORDW = 16;
```

```
reg fb_we;
reg [FB ADDRW-1:0] fb addr write, fb addr read;
reg [FB_DATAW-1:0] fb_colr_write;
reg [FB_DATAW-1:0] fb_colr_read;
wire clk 100, clk 50, clk 12, clk 130, clk 150;
  clk div clkdiv0 (
              .refclk(CLOCK 50),
             .rst(0),
              .outclk 0(clk 100),
              .outclk 1(clk 50),
              .outclk 2(clk 25),
             .outclk 3(clk 12),
             .outclk 4(clk 130),
             .outclk 5(clk 150)
        );
bram sdp #(
     .WIDTH(FB_DATAW),
     .DEPTH(FB PIXELS)
) bram inst (
     .clk write(pclk),
     .clk read(v clk),
     .we(fb we),
     .addr write(fb addr write),
     .addr read(fb addr read),
     .data_in(fb_colr_write),
     .data out(fb colr read)
);
reg [1:0] state = 0;
   reg pixel valid = 0;
 always @(posedge pclk) begin
     case (state)
        0:
             if (VS & conf_done)
                   state <= 1;</pre>
        1:
             if (~VS) begin
                   fb we <= 1;
                   fb addr write <= 0;</pre>
```

```
fb colr write <= incoming data;</pre>
                       state <= 2;
                 end
           2:
                 if (HREF) begin
                       pixel valid <= ~pixel valid;</pre>
                       if (pixel valid) begin
                       fb addr write <= fb addr write + 1;</pre>
                       fb colr write <= incoming data;</pre>
                 end
                 else if (VS)
                       state <= 1;</pre>
        endcase
    end
    wire paint; // which area of the framebuffer should we paint?
    assign paint = (sy >= 0 && sy < (FB HEIGHT) && sx >= 0 && sx <
(FB WIDTH));
    always @(posedge v clk) begin
        if (frame) begin // reset address at start of frame
             fb addr read <= 7;
                       filter rst <= 1;</pre>
        end else if (paint) begin // increment address in painting
area
             fb_addr_read <= fb_addr read + 1;</pre>
          filter rst <=0;</pre>
        end
    end
    // reading from BRAM takes one cycle: delay display signals to
match
    reg paint p1, hsync p1, vsync p1;
    always @(posedge v clk) begin
        paint p1 <= paint;</pre>
        hsync p1 <= hsync;</pre>
        vsync p1 <= vsync;</pre>
    end
      wire [7:0] filtered pxl;
      reg filter mode ;
      reg filter rst;
      always@(posedge pclk)begin
```

```
case(address)
                   8'h00: filter mode <= writedata;</pre>
                   8'h01: filter mode <= writedata;</pre>
         default: filter mode <= 8'b00;</pre>
       endcase
 end
  sobel filter
  ( .clock(v_clk),
       .reset(filter_rst),
       .inputPixel(fb colr read),
       .outputPixel(filtered pxl)
       );
  // VGA output
  wire signed [CORDW-1:0] sx, sy;
  wire vsync, hsync, de, line;
  //frame sets fb addr read to 0
wire frame;
  reg vga rst = 0;
  display 480p #(.CORDW(CORDW)) display inst (
    .clk pix(v clk),
    .rst(vga rst),
    .hsync(hsync),
    .vsync(vsync),
    .de(de),
    .frame(frame),
    .line(line),
 .sx(sx),
    .sy(sy)
);
always @(posedge v clk) begin
    VGA HS <= hsync p1;
    VGA_VS <= vsync_p1;</pre>
         if(paint p1)
               begin
                     R <= red;</pre>
                     G <= green;
```

```
B <= blue;</pre>
                    end
            end
       always @(filter mode) begin
            case(filter mode)
                    1'b0: begin
                          red <= filtered pxl;</pre>
                          green <= filtered pxl;</pre>
                          blue <= filtered pxl;</pre>
                    end
                    1'b1: begin
                          red <= fb colr read;</pre>
                          green <= fb colr read;</pre>
                          blue <= fb colr read;</pre>
                    end
            endcase
       end
      assign VGA BLANK N = de;
      reg [2:0] strt = 3'd0;
      wire conf done;
      always @( posedge clk 25)
           if ( &strt )
                  strt <= strt;</pre>
            else
                 strt <= strt + 1'h1;</pre>
     wire [7:0] SCCB_addr;
     wire [7:0] SCCB_data;
      camera configure #(.CLK FREQ (25000000)) camera configure 0
      (
    .clk
                        ( clk 25
                                                      ),
                        (( strt == 3'h6
    .start
                                                )),
    .sioc
                 ( SCLK
                                                ),
    .siod
                  ( SDA
                                                ),
    .done
                  ( conf done
                                                ),
       .SCCB addr (SCCB addr
                                                ),
       .SCCB_data (SCCB_data
                                                )
       );
Endmodule
```

FRAME BUFFER:

```
module bram sdp #(
    parameter WIDTH=8,
    parameter DEPTH=256,
    parameter INIT F=""
    )
      (
    input wire logic clk write,
                                              // write clock (port a)
    input wire logic clk read,
                                              // read clock (port b)
    input wire logic we,
                                              // write enable (port
a)
    input wire logic [ADDRW-1:0] addr write, // write address (port
a)
    input wire logic [ADDRW-1:0] addr read, // read address (port
b)
    input wire logic [WIDTH-1:0] data_in, // data in (port a)
    output logic [WIDTH-1:0] data out
                                             // data out (port b)
    );
    localparam ADDRW = $clog2(DEPTH);
    logic [WIDTH-1:0] memory [DEPTH];
    logic [WIDTH-1:0] edge filter;
    initial begin
        if (INIT F != 0) begin
            $display("Loading memory init file '%s' into bram sdp.",
INIT F);
            $readmemh(INIT F, memory);
        end
    end
    // Port A: Sync Write
    always ff @(posedge clk write) begin
        if (we) memory[addr write] <= data in;</pre>
    end
    // Port B: Sync Read
    always ff @(posedge clk read) begin
        data out <= memory[addr read];</pre>
    end
Endmodule
```

SOBEL FILTER:

```
module sobel #(parameter WORD SIZE= 8, ROW SIZE = 800, BUFFER SIZE =
3)
             (input logic clock,
                        input logic reset,
              input logic [WORD SIZE-1:0] inputPixel,
              output logic [WORD SIZE-1:0] outputPixel);
  //localparam BUFFER SIZE=3;
  logic [BUFFER SIZE-1:0] [WORD SIZE-1:0] sliding [BUFFER SIZE-1:0];
  sliding window #(WORD SIZE, BUFFER SIZE) my window(.*);
  logic [WORD SIZE+1:0] gx1, gx2, gy1, gy2;
   always ff @(posedge clock)
     if (reset) begin
       qx1 <= 0;
       qx2 <= 0;
       qy1 <= 0;
       gy2 <= 0;
     end
     else begin
     gx1 <= sliding[0][0] + sliding[2][0] + (sliding[1][0]<<1);</pre>
     gx2 <= sliding[0][2] + sliding[2][2] + (sliding[1][2]<<1);</pre>
     gy1 <= sliding[0][0] + sliding[0][2] + (sliding[0][1]<<1);
     gy2 <= sliding[2][0] + sliding[2][2] + (sliding[2][1]<<1);
     end
  logic [WORD SIZE+1:0] gx, gy;
   always comb begin
     if (qx1 > qx2) gx <= gx1-gx2;
      else qx \le qx^2 - qx^1;
     if (gy1 > gy2) gy <= gy1-gy2;
      else gy <= gy2-gy1;</pre>
   end
  logic [WORD SIZE+2:0] g;
   always comb g <= gy+gx;
```

```
always ff @(posedge clock)
     if (reset)
         outputPixel <= 0;</pre>
     else
        if (g[WORD SIZE+2]) outputPixel <= {WORD SIZE{1'b1}};</pre>
          else outputPixel <= g[WORD SIZE+1:2];</pre>
endmodule
SLIDING WINDOW with LINE BUFFERS:
module sliding window # (parameter WORD SIZE=8, BUFFER SIZE=3,
ROW SIZE =798)
                 (input logic clock,
                               input logic reset,
                  input logic [WORD SIZE-1:0] inputPixel,
                  output logic
[BUFFER_SIZE-1:0][WORD_SIZE-1:0]sliding[BUFFER SIZE-1:0]);
  logic [(BUFFER SIZE-1)*WORD SIZE-1:0] buffer[ROW SIZE-1:0];
  logic [$clog2(ROW SIZE)-1:0] ptr;
  always ff @(posedge clock)
    if(reset) begin
      ptr <=0;
      sliding[0][0] <= inputPixel;</pre>
      sliding[0][1] <= 0;</pre>
      sliding[0][2] <= 0;</pre>
      sliding[1][0] <= 0;</pre>
      sliding[1][1] <= 0;</pre>
      sliding[1][2] <= 0;</pre>
      sliding[2][0] <= 0;</pre>
      sliding[2][1] <= 0;</pre>
      sliding[2][2] <= 0;</pre>
    end
    else begin
      sliding[0][0] <= inputPixel;</pre>
      sliding[1][0] <= sliding[0][0];</pre>
      sliding[1][1] <= sliding[0][1];</pre>
      sliding[1][2] <= sliding[0][2];</pre>
      sliding[2][0] <= sliding[1][0];</pre>
      sliding[2][1] <= sliding[1][1];</pre>
      sliding[2][2] <= sliding[1][2];</pre>
      buffer[ptr] <= sliding[BUFFER SIZE-1][BUFFER SIZE-2:0];</pre>
```

```
sliding[0][BUFFER_SIZE-1:1] <= buffer[ptr];
if(ptr < ROW_SIZE-BUFFER_SIZE) ptr <= ptr + 1;
else ptr <= 0;
end
endmodule
```

VGA SIGNAL GENERATOR:

```
module display 480p #(
   CORDW=16, // signed coordinate width (bits)
   H RES=640, // horizontal resolution (pixels)
   V RES=480, // vertical resolution (lines)
   H_FP=16, // horizontal front porch
   H_SYNC=96, // horizontal sync
   H_BP=48, // horizontal back porch
V_FP=4, // vertical front porch
   V_SYNC=2, // vertical sync
   V_BP=35, // vertical back porch
H_POL=0, // horizontal sync polarity (0:neg, 1:pos)
               // vertical sync polarity (0:neg, 1:pos)
   V POL=0
   ) (
    input wire logic clk pix, // pixel clock
   input wire logic rst, // reset in pixel clock domain
               logic hsync, // horizontal sync
   output
                              // vertical sync
   output
              logic vsync,
               logic blank n,
// output
               logic de, // data enable (low in blanking
   output
interval)
             logic frame, // high at start of frame
   output
   output
              logic line,
                               // high at start of line
              logic signed [CORDW-1:0] sx, // horizontal position
   output
               logic signed [CORDW-1:0] sy // vertical position
    output
   );
    // horizontal timings
    localparam signed H STA = 0 - H FP - H SYNC - H BP; //
horizontal start
    localparam signed HS STA = H STA + H FP;
                                                           // sync
start
   localparam signed HS END = HS STA + H SYNC;
                                                           // sync
end
   localparam signed HA STA = 0;
                                                           // active
start
```

```
localparam signed HA END = H RES - 1;
                                                            // active
end
    // vertical timings
    localparam signed V_STA = 0 - V_FP - V_SYNC - V_BP; //
vertical start
     localparam signed VS STA = V STA + V FP;
                                                     // sync start
    localparam signed VS_END = VS_STA + V_SYNC;
                                                    // sync end
    localparam signed VA STA = 0;
                                                     // active start
    localparam signed VA END = V RES - 1;
                                                     // active end
 logic signed [CORDW-1:0] x, y; // screen position
    // generate horizontal and vertical sync with correct polarity
    always ff @(posedge clk pix) begin
        hsync <= H POL ? (x > HS STA && x <= HS END)
                     : ~(x > HS STA && x <= HS END);
        vsync <= V POL ? (y > VS STA && y <= VS END)
                      : ~(y > VS STA && y <= VS END);
    end
    // control signals
    always ff @(posedge clk pix) begin
        de \langle = (y \rangle = VA STA \&\& x \rangle = HA STA);
        frame <= (y == V STA && x == H STA);</pre>
        line \langle = (x == H STA);
        if (rst) begin
            de <= 0;
            frame \leq 0;
            line <= 0;
        end
    end
    // calculate horizontal and vertical screen position
    always ff @(posedge clk pix) begin
        if (x == HA END) begin // last pixel on line?
            x <= H STA;
            y <= (y == VA END) ? V STA : y + 1;// last line on
screen?
        end else begin
            x <= x + 1;
        end
        if (rst) begin
            x <= H STA;
            y <= V STA;
```

```
end
end
// delay screen position to match sync and control signals
always_ff @ (posedge clk_pix) begin
    sx <= x;
    sy <= y;
    if (rst) begin
        sx <= H_STA;
        sy <= V_STA;
    end
end
endmodule
```