Convolutional Neural Network

Yanchen Liu yl4189 Minghui Zhao mz2866

Overview

Applying float point 16 modified VGG11 network on the de1-Soc.

VGG-11

Soft-max

Image							
Conv3-64							
Max pool	ConvNet Configuration						
	A	A-LRN	В	C	D	E	
	11 weight	11 weight	13 weight	16 weight	16 weight	19 weight	
Conv3-128	layers	layers	layers	layers	layers	layers	
Max pool		i	nput (224×2	24 RGB image	e)		
	conv3-64	conv3-64	conv3-64	conv3-64	conv3-64	conv3-64	
		LRN	conv3-64	conv3-64	conv3-64	conv3-64	
Conv3-256			max	pool			
Conv3-256	conv3-128	conv3-128	conv3-128	conv3-128	conv3-128	conv3-128	
Max pool			conv3-128	conv3-128	conv3-128	conv3-128	
		_	max	maxpool			
	conv3-256	conv3-256	conv3-256	conv3-256	conv3-256	conv3-256	
	conv3-256	conv3-256	conv3-256	conv3-256	conv3-256	conv3-256	
Conv3-512				conv1-256	conv3-256	conv3-256	
Conv2-512						conv3-256	
CONV3-312	2.512	2,510	max	pool	2 512	2 512	
Max pool	conv3-512	conv3-512	conv3-512	conv3-512	conv3-512	conv3-512	
	conv3-512	conv5-512	conv5-512	conv3-512	conv3-512	conv3-512	
				conv1-512	conv5-512	conv3-512	
		conv3-51				conv5-512	
Conv3-512	conv3-512	conv3-512	conv3-512	conv3-512	conv3-512	conv3-512	
Conv3-512	conv3-512	conv3-512	conv3-512	conv3-512	conv3-512	conv3-512	
Max pool	0011/0-012	00110-012	00110-012	conv1-512	conv3-512	conv3-512	
						conv3-512	
	maxpool						
	FC-4096						
FC-4096		FC-4096					
FC-4096			FC-	1000			
EC-1000			soft	-max			
10-1000							

Neural Network Architecture

VGG11 Network in pytorch.

When forwarding, conv2d, pooling and Relu are applied.

```
class VGG11_NET(nn.Module):
    def __init__(self):
        super(VGG11_NET, self).__init__()
        net=models.vgg11(True)
        net.classifier=nn.Sequential()
        self.futures=net
        self.classifier=nn.Sequential(
            nn.Flatten(),
            nn.Linear(25088,512),
            nn.ReLU(True),
            nn.Dropout(),
            nn.Linear(512,128),
            nn.ReLU(True),
            nn.Dropout().
            nn.Linear(128,10),
    def forward(self,x):
        x=self.futures(x)
        # x=x.view(x.size(0),-1)
        x=self.classifier(x)
        return x
```

Neural Network Architecture

Architecture of the VGG11 provided by the pytorch official

Modify the classification class from 1000 to 10 and input image size from 224 by 224 to 32 by 32.

VGG11_NET	77	
-VGG: 1-1	[1, 25088]	
Sequential: 2-1	[1, 512, 1, 1]	
Conv2d: 3-1	[1, 64, 32, 32]	1,792
ReLU: 3-2	[1, 64, 32, 32]	
MaxPool2d: 3-3	[1, 64, 16, 16]	
Conv2d: 3-4	[1, 128, 16, 16]	73,856
└─ReLU: 3-5	[1, 128, 16, 16]	
MaxPool2d: 3-6	[1, 128, 8, 8]	
Conv2d: 3-7	[1, 256, 8, 8]	295,168
ReLU: 3-8	[1, 256, 8, 8]	
Conv2d: 3-9	[1, 256, 8, 8]	590,080
ReLU: 3-10	[1, 256, 8, 8]	
MaxPool2d: 3-11	[1, 256, 4, 4]	
Conv2d: 3-12	[1, 512, 4, 4]	1,180,160
	[1, 512, 4, 4]	
Conv2d: 3-14	[1, 512, 4, 4]	2,359,808
	[1, 512, 4, 4]	
	[1, 512, 2, 2]	
	[1, 512, 2, 2]	2,359,808
	[1, 512, 2, 2]	
	[1, 512, 2, 2]	2,359,808
	[1, 512, 2, 2]	
	[1, 512, 1, 1]	
AdaptiveAvgPool2d: 2-2	[1, 512, /, /]	
Sequencial: 2-5	[1, 25000]	
-Sequencial: 1-2	[1, 10]	
Flatten: 2-4	[1, 25088]	12 845 568
	[1, 512]	12,845,568
$ = \frac{1}{1} = \frac$	[1, 512]	
\downarrow \Box \Box \Box \Box \Box \Box D	[1,]22]	65 664
	[1, 120]	
$\square \qquad \square \qquad$	[1, 120]	
L Linear: 2-11	[1, 120]	1 290
	[1, 10]	1,290

Software system

Send feature map and weight bia to FPGA



Float point 16

Not using float point 32 due to the memory limitation.

Not using integer 8 due to the loss of the accuracy and dynamic bias.

16-bit (half)



Fig. 1: IEEE 754 binary16 format

Conv2d: an example



An example of conv2d with in channel equal to 3 and out channel equal to 4, with a 3 by 3 kernel and no zero padding.

Operators in HPS: Maxpooling, Relu, adaptive avg pooling

Relu only need to check the first bit of a fp16 pixel.

All the max pooling 2d in VGG11 is 2 by 2 with a stride of 2. Since we are using float point 16 to represent the feature map and pooling is after Relu, the comparison could only the exponent part.

Adaptive average pooling is a pytorch unique method, in the structure provided by the official, is simply expand (1,1) to (7,7)

System Design

The figure below is the weight and bias for the conv2d part. Each float16 is divided into 2 uint8 and the figure's size is 1280 by 14407.

HPS store and retrieve data through SDRAM

HPS Program



HPS connects to DMA Controller through light-weight AXI bridge



Data loaded onto FPGA through DMA controller and avalon memory-mapped slave

DMA Controller reads data from SDRAM into FPGA's OCM through AXI Bus



FPGA implements circuits to perform arithmetic operations for convolution



Data sent back through another set of OCM -> DMA -> SDRAM



Version 1: 472us

Loading 32*32: 40us

Computation: 390us

Sending 32*32: 40us



Version 1 - Not synthesizable

Loading 32*32: 40us Computation: 390us

Sending 32*32: 40us

Signals	Waves	
Time	0 100 us 200 us	300 us 400 us 500 us
	clk=0	
	start=1	
read_leng	th[15:0] =2068 2068	
foot man in[ate[2:0] =4 2 /4	
read count	er[15:0]=2068	3213730042043204430042200221373004304421072680204320032003200420420420042044280724082042042004
weight bias	s[159:0] =A33BEI A33BEEBA753A79BF07BE813EB53B8CBA223E193E	
ocm0 add	dr[16.0]=00000	
ocm0_rea in_	Family	Cyclone V
	Device	5CSEMA5F31C6
feat_map_ou	The local data	
mult	Timing Models	Final
mul		
mul	Logic utilization (in ALMs)	53,830 / 32,070 (168 %)
ad	Total consistens	26215
a	Total registers	30215
a	Tatalatas	100 / 457 / 00 0/ 1
out	l otal pins	139/45/(30%)

170189 Fitter placement preparation operations beginning
 170012 Fitter requires 3347 LABs to implement the design, but the
 170190 Fitter placement preparation operations ending: elapsed times





Version 1



Time Consumption: 840us

	Marker: 840690 ns Cursor: 157 us	
Signals	Waves	
Time		1 ms
clk=1		
start=1		
Read		
state[2:0]=7	7	
weight bias[159:0] =3BA3BAFE3A75BE79BE073E813BB	3BA3BAEE3A75BF79BE073E813BB5BA8C3E223E19	
in data ready=1		
ocm0_addr[16:0]=00000	(00000	
ocm0 readdata[7:0]=19	19	
fm save idx[3:0]=A	A	
feat map in[143:0]=00000000000000000000000000000000000		
Conv		
state[2:0]=7	7	
finish out=0		
start fm=1		
finish fm=1		
feat map in[143:0]=000000000000000000002D052CC4000	0000000000000000002D052CC400002EC62EC6	
mult idx[15:0]=1024	1024	
add idx[3:0]=9	9	
finish=1		
Write		
state[2:0]=1	1	
start out=0		
out idx[16:0]=047EE	047EE	
finish out=0		
n written[4:0]=0	θ	
ocm1 write=0		
ocm1 addr[16:0] =18431	18431	
ocm1_writedata[7:0]=00	00	
out_idx[16:0] =047EE	047EE	
finish=1		

Utilization

Analysis & Synthesis Resource Utilization by Entity

<<Filter>>

	Compilation Hierarchy Node	Combinational ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Blocks	Pins
1	▼ main	8938 (1)	3688 (0)	73728	0	97
1	cnn_hps_system:The_System	3852 (0)	2896 (0)	73728	0	0
2	 [tbOpt:opt] 	5085 (0)	792 (0)	0	0	0
1	 [convOpt:cv] 	4385 (162)	250 (250)	0	0	0
1	float_adder:fp_add	265 (265)	0 (0)	0	0	0
2	float_multi:gen_fkernel[0].fp_mult	437 (437)	0 (0)	0	0	0
3	float_multi:gen_fkernel[1].fp_mult	438 (438)	0 (0)	0	0	0
4	float_multi:gen_fkernel[2].fp_mult	438 (438)	0 (0)	0	0	0
5	float_multi:gen_fkernel[3].fp_mult	438 (438)	0 (0)	0	0	0
6	float_multi:gen_fkernel[4].fp_mult	437 (437)	0 (0)	0	0	0
7	float_multi:gen_fkernel[5].fp_mult	438 (438)	0 (0)	0	0	0
8	float_multi:gen_fkernel[6].fp_mult	438 (438)	0 (0)	0	0	0
9	float_multi:gen_fkernel[7].fp_mult	442 (442)	0 (0)	0	0	0
10	float_multi:gen_fkernel[8].fp_mult	419 (419)	0 (0)	0	0	0
11	 Ipm_mult:Mult0 	33 (0)	0 (0)	0	0	0
1	mult_ug11:auto_generated	33 (33)	0 (0)	0	0	0
2	 readOCM:rd 	653 (503)	499 (499)	0	0	0
1	 Ipm_mult:Mult1 	31 (0)	0 (0)	0	0	0
1	mult_ug11:auto_generated	31 (31)	0 (0)	0	0	0
2	Ipm_mult:Mult2	119 (0)	0 (0)	0	0	0
1	mult_li11:auto_generated	119 (119)	0 (0)	0	0	0
3	writeOCM:wr	47 (47)	43 (43)	0	0	0

Challenges

- 1. Huge feature map size. Although using vgg11 instead of vgg16, most layers' feature map size is over the limit of the on chip memory.
- 2. Float point 16 multiplication and addition are slow.
- 3. Debugging needs a lot of test bench code.

Future Work

- 1. Add more floating point calculation module to parallelize the process.
- 2. Make the AXI buffer to the largest size to reduce the times of transmission.
- 3. Try to build int8 neural network instead of the fp16.