


# SPACE BATTLE GAME

**BEN PHILIP OSURI**



- ❑ **A game simulating collisions “battle” in outer space**
  - ❑ **Hardware**
  - ❑ **Software**
  - ❑ **VGA Display**
  - ❑ **PS2 Controller for input**
- 





**Figure 1: System Block Diagram**


## ❑ **HARDWARE**

- ❑ **Generated random numbers on the FPGA**
- ❑ **Used Altera Random Number Generator and Avalon FIFO memory**
- ❑ **Then connected FIFO memory-mapped slave to HPS through lightweight AXI master bus**



## ❑ SOFTWARE


- ❑ **Handles much of the work like graphics and player data**
- ❑ **Kinematics and coordinates handled here**
- ❑ **Basically, game logic & what happened in each frame e.g pixel drawings and updating of objects, collision detections**





# VGA: Toroidal Coordinates

- ❑ Wanted to keep objects within screen
- ❑ Usually, invisible walls around screen edges are used
- ❑ Toroidal coordinate system allowed for wrapping of objects around to the other side of screen



Connections	Name	Description	Export	Clock	Base	End			
	<input type="checkbox"/> <b>Video_In_DMA_Addr...</b> clock reset slave master	DMA's Front and Back Buffer Address ... Clock Input Reset Input Avalon Memory Mapped Slave Avalon Memory Mapped Master	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i>	<b>System_PLL_sys_clk</b> [clock] [clock] [clock]	0x0000_3060	0x0000_306F			
		<input type="checkbox"/> <b>Video_In_Subsystem...</b> edge_detection_contr... sys_clk sys_reset video_in video_in_dma_control... video_in_dma_master	Video_In_Subsystem Avalon Memory Mapped Slave Clock Input Reset Input Conduit Avalon Memory Mapped Slave Avalon Memory Mapped Master	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> video_in <i>Double-click to export</i> <i>Double-click to export</i>	[sys_clk] <b>System_PLL_sys_clk</b> [clock] [sys_clk] [sys_clk]	mixed mixed	mixed mixed		
			<input type="checkbox"/> <b>F2H_Mem_Window...</b> clock reset windowed_slave expanded_master	Address Span Extender Clock Input Reset Input Avalon Memory Mapped Slave Avalon Memory Mapped Master	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i>	<b>System_PLL_sys_clk</b> [clock] [clock] [clock]	0xFFE0_0000	0xFF7F_FFFF	
				<input type="checkbox"/> <b>F2H_Mem_Window...</b> clock reset windowed_slave expanded_master	Address Span Extender Clock Input Reset Input Avalon Memory Mapped Slave Avalon Memory Mapped Master	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i>	<b>System_PLL_sys_clk</b> [clock] [clock] [clock]	0xFF80_0000	0xFFFF_FFFF
				<input checked="" type="checkbox"/> <b>rand_gen_0</b>	Random Number Generator	[clock] [reset] [rand_num] [call]	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> rand_gen_0_call	<b>System_PLL_sys_clk</b> [clock] [clock] [clock]	
				<input type="checkbox"/> <b>fifo_0</b> clk_in reset_in in out	Avalon FIFO Memory Intel FPGA IP Clock Input Reset Input Avalon Streaming Sink Avalon Memory Mapped Slave	<i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i> <i>Double-click to export</i>	<b>System_PLL_sys_clk</b> [clk_in] [clk_in] [clk_in]	0x0000_0010	0x0000_0017