Qsys and IP Core Integration

Stephen A. Edwards (after David Lariviere)

Columbia University


Spring 2020

IP Cores

Cyclone V SoC: A Mix of Hard and Soft IP Cores

IP = Intellectual Property Hard = wires & transistors

Core = block, design, circuit, etc. Soft = implemented w/ FPGA



*Optional Configuration


CPUs: ARM (hard), NIOS-II (soft)

Highspeed I/O: Hard IP Blocks for High Speed Transceivers (PCI Express, 10Gb Ethernet)


Memory Controllers: DDR3

Clock and Reset signal generation: PLLs

Cyclone V SoC: FPGA layout




Cyclone V SoC: HPS Layout




Source: NARD, LLC.

Stratix V: FPGA Layout




Stratix V: Solarflare AoE PCB Layout




Source: Solarflare FDK

Stratix V: Solarflare AoE Qsys Layout



Source: Solarflare FDK

Stratix V: Solarflare AoE Qsys Example



Source: Solarflare FDK

Bridges

A bridge connects two, often different, buses.

Enables multiple clock domains, different protocols (e.g., AXI \leftrightarrow Avalon), bus widths, etc.


Example Bridge Types:

 $\mathsf{SOC}\ \mathsf{HPS}\leftrightarrow\mathsf{FPGA}\ \mathsf{Bridge}$


Avalon MM Clock Crossing Bridge

Avalon MM Pipeline Bridge


Cyclone V SoC: FPGA \leftrightarrow HPS Bridge



Clock Crossing Bridge Example




Pipeline Bridge Example




Altera's IP Core Integration Tools

The Quartus Megawizard



Megawizard: Example 10Gb Ethernet PHY



Megawizard IP Cores

Arithmetic: Addition, Subtraction, Multiplication, Division, Multiply-(add|accumulate), ECC

Floating Point:

Gate Functions: Shift Registers, Decoders, Multiplexers

I/O Functions: PLL, temp sensor, remote update, various high speed transceiver related

Memory: Single/Dual-port RAM or ROMs, Single/Dual-clock FIFOs, (RAM) Shift registers


DSP: FFT, ECC, FIR, etc (large suite specifically for graphics as well)

Note: some megafunctions are only available on certain FPGAs

Qsys is Altera's system integration tool for building Network-on-Chip (NoC) designs connecting multiple IP cores.

You	Qsys
•	Generates the interconnect (arbiters, etc.) adds adapters as necessary, warns of errors

Qsys: Raising Level of Abstraction



Qsys UI

omponent Library	Syste	em Cont	ents Address Map	Clock Settings Project Set	ttings System Inspector	HDL Example Generation	
×	4	Use	Connections	Name	Export	Description	Cloc
	×			ext_clk		Clock Source	-
New component			D-	clk_in	ext_clk_clk_in	Clock Input	
System	-		D-	clk_in_reset	ext_clk_clk_in_reset		
i my_subsystem	X			clk	Click to export	Clock Output	ext_clk
Library	-			clk_reset	System	Reset Output	
 Clock Source 	~			pipeline_bridge	Contents	Avalon-MM Pipeline Bridge	
Reset Bridge			\rightarrow	clk		Clock Input	ext_clk
Component	Z			reset	Circk to export	Reset Input	[clk]
Bridges and Adapters	52			s0	pipeline_bridge_s0	Avalon Memory Mapped Slave	[clk]
				m0	Click to export	Avaion Memory Mapped Master DDR3 SDRAM Controller with UniPHY	[clk]
Debug components Digital Signal Processing		M		ddr3_sdram memory	Click to export	Conduit	
Interface Protocols				clock sink	Click to export	Clock Input	ext clk
Memories and Memory Contro				clock sink reset	Click to export	Reset Input	[clock si
			×	clock_source	Click to export	Clock Output	ddr3_sdr
↓			×	half clock source	Click to export	Clock Output	ddr3 sdr
				Other	Click to export	Conduit	
New Edit				afi cal debug	Click to export	Conduit	
		4					F
essages							
Description				Path			
3 Errors							
B Messages: System Validation							
1 2 Info Messages							

System Level Design: Why Use Qsys


Avoids manually developing custom interconnect fabrics and signaling.

Instead of cycle-to-cycle coordination between every individual IP core, focus on transaction-level designs.

Design IP without knowing exactly when data will transfer and instead only focus on how (once it does).

(Only valid if you design your individual components to one of the standardized interfaces)

Qsys-based Method of Design



Connecting IP Cores

Memory-mapped Interfaces:

Avalon MM (Altera)

AXI (ARM, supported by Qsys now for SoC)

Streaming Interfaces: Avalon ST:

Avalon ST source port: outputs streaming data


Avalon ST sink port: receives incoming streaming data

Control Plane: Memory mapped registers typically used for configuring devices, querying status, initiating transactions, etc (low bandwidth)


Data Plane: Streaming directed graphs for actually moving and processing large amounts of data (audio/video, network packets, etc); high bandwidth

A single IP core can have both MM and ST interfaces (including multiple of each).

Control and Data Planes Example



Control and Data Planes Example: Solarflare AoE



Qsys signal types

Clock

Reset

Interrupt

Avalon MM signals (Memory-Mapped)

Avalon ST signals (Streaming)

Tristate

Conduit (your own custom signals)

Why explicitly label signal types?

...vs. simply making everything a wire/conduit

Allows Qsys to protect you from yourself!

Ensure matching between signal types (e.g., "clock out" \rightarrow "clock in")

Detect and automatically insert dual clock crossing domains (only if it knows which clock domains IPs are in)

Automatically convert data widths, formats, error flags (convert 32 bit master into four 8-bit slave reads, etc)

Automatically synchronize and OR-gate multiple resets

Automatically insert pipeline stages to improve fmax

Avalon MM Master Signals

Signal type	Width	Direction	Required	Description
address	1-64	Output	Y	Byte address corresponding to slave for transfer request (discussed later)
waitrequest waitrequest_n	1	Input	Y	Forces master to stall transfer until deasserted; other Avalon-MM interface signals must be held constant
read read_n	1	Output	N	Indicates master issuing read request
readdata	8, 16, 32, 64, 128, 256, 512, 1024	Input	N	Data returned from read request
write write_n	1	Output	N	Indicates master issuing write request
writedata	8, 16, 32, 64, 128, 256, 512, 1024	Output	N	Data to be sent for write request
byteenable byteenable_n	2, 4, 8, 16, 32, 64, 128	Output	N	Specifies valid byte lane(s) for readdata or writedata (width = data width / 8)
lock lock_n	1	Output	N	Once master is granted access to shared slave, locks arbiter to master until deasserted


Avalon MM Slave Signals

Signal type	Width	Direction	Required	Description
address	1-64	Input	N	Word address of slave for transfer request (discussed later)
waitrequest waitrequest_n	1	Output	N	Allows slave to stall transfer until deasserted (other Avalon-MM interface signals must be held constant)
read read_n	1	Input	N	Indicates slave should respond to read request
readdata	8, 16, 32, 64, 128, 256, 512, 1024	Output	N	Data provided to Qsys interconnect in response to read request
write write_n	1	Input	N	Indicates slave should respond to write request
writedata	8, 16, 32, 64, 128, 256, 512, 1024	Input	N	Data from the Qsys interconnect for a write request
byteenable byteenable_n	2, 4, 8, 16, 32, 64, 128	Input	N	Specifies valid byte lane for readdata or writedata (width = data width / 8)
begintransfer begintransfer_n	1	Input	N	Asserts at the beginning (first cycle) of any transfer


Avalon ST Signals

Signal type	Width	Direction	Description		
Fundamental signals					
ready	1	$\textbf{Sink} \rightarrow \textbf{Source}$	Indicates the sink can accept data		
valid	1	$\textbf{Source} \rightarrow \textbf{Sink}$	Qualifies all source to sink signals		
data	1-4096	$\textbf{Source} \rightarrow \textbf{Sink}$	Payload of the information being transmitted		
channel	1-128	Source \rightarrow Sink	Channel number for data being transferred (if multiple channels supported)		
error	1-255	Source \rightarrow Sink	Bit mask marks errors affecting the data being transferred		
Packet transfer signals					
startofpacket	1	$\textbf{Source} \rightarrow \textbf{Sink}$	Marks the beginning of the packet		
endofpacket	1	$\textbf{Source} \rightarrow \textbf{Sink}$	Marks the end of the packet		
empty	1-8	$\textbf{Source} \rightarrow \textbf{Sink}$	Indicates the number of symbols that are empty during cycles that contain the end of a packet		


Example Qsys Layout: 10Gb Reference Design




Advanced: Qsys Hierarchical Designs



Advanced: Qsys Automatic Pipelining



Advanced: Qsys Testbench Generation



Altera online training lectures: (HIGHLY recommended; many of these slides are taken directly from them)

http://www.altera.com/education/training/ curriculum/trn-curriculum.html

Introduction to Qsys

Advanced System Design Using Qsys

Custom IP Development Using Avalon and AXI Interfaces