Fundamentals of Computer Systems Caches

Stephen A. Edwards


Columbia University

Summer 2020


Illustrations Copyright © 2007 Elsevier

Computer Systems

Performance depends on which is slowest: the processor or the memory system



Memory Speeds Haven't Kept Up



Our single-cycle memory assumption has been wrong since 1980.

Hennessy and Patterson. Computer Architecture: A Quantitative Approach. 3rd ed., Morgan Kaufmann, 2003.

Your Choice of Memories

	Fast	Cheap	Large
On-Chip SRAM	V	V	
Commodity DRAM		•	•
Supercomputer	~		~


Memory Hierarchy

Fundmental trick to making a big memory appear fast

Technology	Cost (\$/Gb)	Access Time (ns)	Density (Gb/cm2)
SRAM	30 000	0.5	0.00025
DRAM	10	100	1 – 16
Flash	2	300*	8 – 32
Hard Disk	0.1	10 000 000	500 – 2000

^{*}Read speed; writing much, much slower

A Modern Memory Hierarchy



AMD Phenom 9600 Quad-core 2.3 GHz 1.1–1.25 V 95 W 65 nm

A desktop machine:

Level	Size	Tech.
L1 Instruction*	* 64 K	SRAM
L1 Data*	64 K	SRAM
L2*	512 K	SRAM
L3	2 MB	SRAM
Memory	4 GB	DRAM
Disk	500 GB	Magnetic

^{*}per core

Temporal Locality

FIRST BOOK

DEFINITIONS.


- 1. A point is that which is without parts.
- A line is length without breadth.
 I he extremities of a line are points.
- 4. A right line, is that which lies evenly between its extremities.
- 5. A superficies, is that which has only length and breadth.
- 6. The boundings of a superficies are lines.
- 7. A plane superficies, is that which lies evenly between its extreme right lines.
- 8. A rectilineal angle, is the inclination of two right lines to each other, which touch, but do not form one straight line.
- An angle is designated either by one letter at the vertex; or three, of which the middle one is at the vertex, the remaining two any place on the legs.
- 9. The legs of an angle, are the lines which make the angle.
- 10. The vertex of an angle is the point in which the legs mutually touch each other.

What path do your eyes take when you read this?

Did you look at the drawings more than once?

Euclid's Elements

Spatial Locality



If you need something, you may also need something nearby

Memory Performance

Hit: Data is found in the level of memory hierarchy

Miss: Data not found; will look in next level

Hit Rate =
$$\frac{\text{Number of hits}}{\text{Number of accesses}}$$

$$Miss Rate = \frac{Number of misses}{Number of accesses}$$

Hit Rate
$$+$$
 Miss Rate $=$ 1



The expected access time E_L for a memory level L with latency t_L and miss rate M_L :

$$E_{L} = t_{L} + \underbrace{M_{L} \cdot E_{L+1}}_{\text{Hits}} \quad \text{Nisses}$$

hierarchy

rel place tusky




Memory Performance Example

Two-level hierarchy: Cache and main memory

Program executes 1000 loads & stores Accesses

750 of these are found in the cache

What's the cache hit and miss rate?



Memory Performance Example

Two-level hierarchy: Cache and main memory

Program executes 1000 loads & stores

750 of these are found in the cache

What's the cache hit and miss rate?

Hit Rate =
$$\frac{750}{1000}$$
 = 75%

Miss Rate = 1 – 0.75 = 25%

If the cache takes 1 cycle and the main memory 100

What's the expected access time?

0.25 HOS Main memory access time

Memory Performance Example

Two-level hierarchy: Cache and main memory
Program executes 1000 loads & stores
750 of these are found in the cache
What's the cache hit and miss rate?

Hit Rate =
$$\frac{750}{1000}$$
 = 75%
Miss Rate = 1 – 0.75 = 25%

If the cache takes 1 cycle and the main memory 100, What's the expected access time? Expected access time of main memory: $E_1 = 100$ cycles Access time for the cache: $t_0 = 1$ cycle Cache miss rate: $M_0 = 0.25$

$$E_0 = t_0 + M_0 \cdot E_1 = 1 + 0.25 \cdot 100 = 26$$
 cycles

Cache

Highest levels of memory hierarchy

Fast: level 1 typically 1 cycle access time

remporal toda

With luck, supplies most data

Cache design questions:

What data does it hold?

Recently accessed

How is data found?

Simple address hash

What data is replaced?

Often the oldest

What Data is Held in the Cache?

Ideal cache: always correctly guesses what you want before you want it.

Real cache: never that smart

Caches Exploit

Temporal Locality


Copy newly accessed data into cache, replacing oldest if necessary





Spatial Locality

Copy nearby data into the cache at the same time


Specifically, always read and write a block at a time (e.g., 64 bytes), never a single byte.







Direct-Mapped Cache Behavior



\$t0, 5

done:

A dumb loop:

repeat 5 times

load from 0x4;

load from 0xC:

load from 0x8.


li

Assuming the cache starts empty, what's the miss rate?

Cache when reading 0x4 last time

4 C 8 4 C 8

3/15 = 0.2 = 20%



Direct-Mapped Cache: Conflict

A dumber loop:

repeat 5 times

load from 0x4:

load from 0x24

\$t0, 5

addiu \$t0, \$t0, -1

11

lί


٦w

i

done:


lw

l1: bea




These are conflict misses

No Way! Yes Way! 2-Way Set Associative Cache



2-Way Set Associative Behavior



An Eight-way Fully Associative Cache 1 set only all blocks in the same set

Way 7	Way	6		Way	5		Way	4		Way	3		Way	2		Way	/ 1		Way	0
V Tag Data	V Tag	Data	٧	Tag	Data															
			Ш						_			Ш			_	l		_		
blo	edk																			


No conflict misses: only compulsory or capacity misses

Havent loaded it yet over:

Either very expensive or slow because of all the associativity


32 address his 29 0 3 23 = 8

5 ways tag set offset sufe in the blocks the blocks




2 sets1 block per set (<u>Direct Mapped</u>)4 words per block

Direct-Mapped Cache Behavior w/ 4-word block



Direct-Mapped Cache Behavior w/ 4-word block



Larger blocks reduce compulsory misses by exploting spatial locality

The Desktop Machine Revisited



AMD Phenom 9600 Quad-core 2.3 GHz 1.1–1.25 V 95 W 65 nm

On-chip caches:



Intel On-Chip Caches

 Chip	Year	Freq. (MHz)	L1 Data	Instr	L2	_
80386	1985	16–25	off-c	hip	none	
80486	1989	25–100	8K un	ified	off-chip	
Pentium	1993	60–300	8K	8K	off-chip	2nd
Pentium Pro	1995	150–200	8K	8K	256K–1M (MCM)	die
Pentium II	1997	233–450	16K	16K	256K–512K (Cartridge)	multiple dice
Pentium III	1999	450–1400	16K	16K	256K-512K	•
Pentium 4	2001	1400–3730	0 160	12k op ace cache	256K–2M	
Pentium M	2003	900–2130	32K	32K	1M-2M	
Core 2 Duo	2005	1500–3000	32K per core	32K per core	2M-6M	