

# **CSEE4840 Embedded Systems**

## **Game Boy Project Report**

Nanyu Zeng (nz2252) & Justin Hu (yh2869)

Department of Electrical Engineering

Columbia University

# Contents

<b>List of Figures</b>	<b>3</b>
<b>List of Tables</b>	<b>4</b>
<b>Introduction</b>	<b>5</b>
<b>Design and Implementation</b>	<b>7</b>
System Design . . . . .	7
Memory Map . . . . .	9
GB-Z80 CPU . . . . .	9
Instructions . . . . .	12
Interrupts . . . . .	13
Pixel Processing Unit (PPU) . . . . .	13
Video Timing . . . . .	16
OAM DMA . . . . .	17
Timer . . . . .	18
Sound . . . . .	19
Joypad . . . . .	20
Serial . . . . .	21
Cartridge . . . . .	24
Header . . . . .	24

SDRAM . . . . .	26
Memory Bank Controller (MBC) . . . . .	26
<b>Results</b>	<b>32</b>
Accuracy Test ROMs . . . . .	32
Game ROMs . . . . .	32
<b>Evaluation</b>	<b>33</b>
Contribution . . . . .	33
Future Work . . . . .	33
<b>References</b>	<b>34</b>
<b>Appendices</b>	<b>35</b>
<b>A Qsys System</b>	<b>36</b>
<b>B Accuracy Tests</b>	<b>38</b>
<b>C Source Code</b>	<b>44</b>
C.1 Hardware . . . . .	44
C.2 Software . . . . .	233

# List of Figures

1	The Game Boy (Left) and its cartridge (Right) . . . . .	5
2	Top-level System Block Diagram . . . . .	7
3	The Game Boy Memory Map [2] . . . . .	10
4	State Diagram of our GB-Z80 . . . . .	11
5	The CALL instruction [4] (left) and the decoded RISC instructions (right) . .	12
6	The RISC instructions for interrupt handling . . . . .	13
7	The Background scrolling [6] . . . . .	14
8	The Window [6] . . . . .	15
9	The PPU Timing . . . . .	16
10	OAM DMA . . . . .	17
11	Timer block diagram 1 [7] . . . . .	18
12	Timer block diagram 2 [7] . . . . .	19
13	Timer block diagram 3 [7] . . . . .	20
14	Joypad schematic [6, 7] . . . . .	21
15	Serial I/O registers [6] . . . . .	22
16	Serial timing chart [6] . . . . .	23
17	Serial block diagram [6] . . . . .	23
18	MBC1 Memory Map [6] . . . . .	28
19	MBC3 Memory Map [6] . . . . .	30
20	MBC5 Memory Map [6] . . . . .	31

# List of Tables

1	Cartridge header information [6, 7] . . . . .	25
2	MBC1 memory map and register description [4, 6] . . . . .	27
3	MBC3 memory map and register description [6] . . . . .	29
4	MBC5 memory map and register description [6] . . . . .	31
5	List of Game Boy games emulated . . . . .	32
6	Project contribution . . . . .	33

# Introduction



Figure 1: The Game Boy (Left) and its cartridge (Right)

The Game Boy is an 8-bit handheld console created by Nintendo. It was released in North America on July 31, 1989. The Game Boy and Game Boy Color combined have sold 118 million units worldwide, making it the 3rd most popular video-game console in history [8].

On the front, there is a black and white dot matrix display, capable of displaying  $160 \times 144$  dots in 4 different gray scales. There is also a directional pad (D-pad) as well as A, B, SELECT and START buttons. On the top there is an on-off power switch and a slot for Game Boy

cartridges. On the right side, there is a volume control dial and a serial port that supports multi-player games or external peripherals such as the Game Boy Printer. There is another dial on the left side that adjusts contrast.

Inside the Game Boy, there is a custom 8-bit Sharp LR35902 SoC. The CPU in the SoC is usually referred to as the GB-Z80. Its internal registers are similar to the Intel 8080 but it has some instructions that were introduced in the Zilog Z80. The Game Boy has 8kB of SRAM as work RAM and 8kB of SRAM as video RAM. There is also a built-in 256-byte bootstrap ROM that validates the cartridge header, scrolls the Nintendo logo, and plays the boot sound. The console can support up to 64 MB of ROM with the help of memory bank controllers (MBCs) inside cartridges.

In this project, our goal is to make a cycle-accurate Game Boy hardware emulator on the Terasic DE1-SoC Board capable of smoothly running games. We implemented the LR35902 SoC and SRAMs on the Cyclone-V FPGA, game cartridge ROM and RAM banks on the SDRAM, and joypad controller on Linux running on the ARM core. We implemented the video display using our own VGA core on the FPGA, and displayed the Game Boy video output on a  $1280 \times 1024$ -resolution LCD monitor. We streamed the audio signal out using the Intel University Program IP for the Wolfson WM8731 CODEC on the DE1-SoC board and played it out with a pair of speakers.

# Design

## System Design




Figure 2: Top-level System Block Diagram

The top-level system block diagram is shown in Figure 2. This block diagram is based on our implementation of the Game Boy, which differs from the real Game Boy but achieves the same functionality. The **DATA** double arrows represent bidirectional (reads and writes) data flow between a bus master and a bus slave. The **MMIO** double arrows represent memory mapped I/O (MMIO) style data flow between a bus master and a bus slave. The **MMIO/INT** double arrows represent MMIO style data flow as well as interrupts from a bus slave to a bus master. The **AVALON-MM** double arrows represent the Intel Avalon Memory Mapped

Interface. The **AVALON-ST** double arrow represents the Intel Avalon Streaming Interface. The **VGA** double arrow represents the Video Graphics Array (VGA) interface.

Orange blocks are implemented on the FPGA using SystemVerilog. The GB-Z80 is the CPU of the Game Boy. The pixel processing unit (PPU) is used to generate graphics. The Timer module is used by the CPU to keep track of clock cycles. The Joypad block emulates the buttons on the Game Boy. The Serial module emulates the serial interface on the Game Boy.

There are 3 main data buses on the Game Boy. One bus connects to the work RAM and cartridge, another connects to the video RAM and the last one connects to the OAM. Only one master can write to a bus at one time. In a real Game Boy, reading on a bus that is being written by another master results in undefined behavior, depending on the tri-state bus behavior of the device. But in our implementation, reading while the other master is writing results in reading `8'hFF`.

To better support modern FPGAs, tri-state buses and latches in the original Game Boy are not used. Instead, we use separate data lines for read and write. We use multiplexers to address individual peripherals. We also use edge-sensitive flip-flops instead of latches.

When the CPU wants to address its peripherals, it sends the request Address, Read/Write flag, and Data to the Memory Management Unit (MMU). The MMU then decides which peripheral to enable or which bus should this address be put onto. The MMU also performs arbitration: when 2 devices want to access the same address, it will give access to the devices with the higher priority. The MMU can also perform direct memory access (DMA) so that it can bypass the CPU and perform OAM memory copy itself. Also, when a peripheral requests an interrupt, the MMU will relay the interrupt to the CPU based on the interrupt enable flag and save the interrupt request in the interrupt flag register.

The Qsys system is shown in Appendix A.

## Memory Map

The Game Boy CPU uses memory mapped I/O to access all its peripherals. The memory map is shown in Figure 3. At the beginning when the Game Boy boots up, the area 0000-00FF is mapped to the internal bootstrap ROM. It automatically unmaps itself after the bootstrap completes and this area is then mapped to cartridge ROM. 0000-7FFF is the cartridge ROM area, which is 32kB in total. 8000-9FFF is the video RAM area. The region A000-BFFF is reserved for the RAM on the cartridge, usually used for saving game data. C000-DFFF is the internal work RAM area. E000-FDFF is called the echo RAM; accessing this area is equivalent to accessing C000-DDFF. FE00-FE9F is the Object Attribute Memory (OAM), which contains 160 bytes of RAM used to store sprite information. FF00-FF7F contains the MMIO registers for the joypad, serial, CPU interrupt flag, timer, PPU and sound. The region FF80-FFE9 is usually called high RAM, a 127-byte program stack used by the CPU. Address FFFF contains the interrupt enable register used by the CPU to specify which interrupts are active at the time.

## GB-Z80 CPU

The data line of the GB-Z80 is 8 bits wide while the address line is 16 bits wide. There are 6 general purpose registers, namely **B**, **C**, **D**, **E**, **H**, and **L**. They can be combined in pairs creating 3 pairs of 16-bit registers **BC**, **DE**, and **HL**. There is also an 8-bit register **A**, used for arithmetic logic unit (ALU) results, and a 4-bit register **F** used for ALU computation flags. For instance, when there is an overflow or the result after computation is 0, certain flags will be set in the **F** register. There are also two 16-bit registers: the stack pointer **SP** and Program Counter **PC**. **SP** is used to keep track of the current stack address and **PC** is used to keep track of the address of the next command to be fetched. The stack pointer does not necessarily point to the dedicated 127-byte high RAM stack; it can also point to work RAM



GameBoy Memory Areas	
\$FFFF	Interrupt Enable Flag
\$FF80-\$FFFE	Zero Page - 127 bytes
\$FF00-\$FF7F	Hardware I/O Registers
\$FEA0-\$FEFF	Unusable Memory
\$FE00-\$FE9F	OAM - Object Attribute Memory
\$E000-\$FDFF	Echo RAM - Reserved, Do Not Use
\$D000-\$DFFF	Internal RAM - Bank 1-7 (switchable - CGB only)
\$C000-\$CFFF	Internal RAM - Bank 0 (fixed)
\$A000-\$BFFF	Cartridge RAM (If Available)
\$9C00-\$9FFF	BG Map Data 2
\$9800-\$9BFF	BG Map Data 1
\$8000-\$97FF	Character RAM
\$4000-\$7FFF	Cartridge ROM - Switchable Banks 1-xx
\$0150-\$3FFF	Cartridge ROM - Bank 0 (fixed)
\$0100-\$014F	Cartridge Header Area
\$0000-\$00FF	Restart and Interrupt Vectors

Figure 3: The Game Boy Memory Map [2]

or some other regions.

The GB-Z80 is a complex instruction set computer (CISC) CPU, which means its instructions can take variable clock cycles. Compared to the Intel 8080, bit-manipulation instructions from the Z80 were included. While instructions include the parity flag, half of the conditional jumps and I/O operations were removed. I/O is performed through memory load/store instructions.

For the GB-Z80, all instructions are executed in multiples of 4 clock cycles. It can either be 4, 8, 12, 16, 20 or 24 clock cycles long. There can be 512 possible instructions or opcodes; 256 are typical instructions, the other 256 are CB-prefixed instructions. When the CPU fetches a CB-prefixed instruction, it will fetch for another opcode right after.




Figure 4: State Diagram of our GB-Z80

There are 5 interrupt lines to the CPU, namely V-Blank interrupt, LCD controller interrupt, Timer interrupt, Serial interrupt and Joypad interrupt.

To simplify the design and meet the time requirement of this project, we did not try to reproduce the original structure of the Intel 8080 or Z80. We used a simple 2-stage reduced instruction set computer (RISC) CPU with a front-end decoder to perform the equivalent operations.

### CALL nn

Unconditional function call to the absolute address specified by the operand nn.

**Opcode + data** 0b11001101 + LSB of nn + MSB of nn

**Length** 3 bytes

**Duration** 6 machine cycles

**Flags** -

Timing	Purpose	Decode	LSB of nn	MSB of nn	Internal delay	MSB of PC+3	LSB of PC+3	Decode
	Memory	Read: PC	Read: PC+1	Read: PC+2		Write: SP-1	Write: SP-2	Read: nn

Timing	Purpose	Decode	LSB of nn	MSB of nn	Internal delay	MSB of PC+3	LSB of PC+3	Decode
	Memory	Read: PC	Read: PC+1	Read: PC+2		Write: SP-1	Write: SP-2	Read: nn

**Pseudocode**

```
opcode = read(PC++)
if opcode == 0xCD:
    nn = unsigned_16(lsb=read(PC++), msb=read(PC++))
    write(--SP, msb(PC))
    write(--SP, lsb(PC))
    PC = nn
```

```
'define DECODER_CALL_a16 \
begin \
    RISC_OPCODE[2] = LD_XPC; \
    RISC_OPCODE[3] = LD_TPC; \
    RISC_OPCODE[5] = DEC_SP; \
    RISC_OPCODE[6] = LD_SPPCh; \
    RISC_OPCODE[7] = DEC_SP; \
    RISC_OPCODE[8] = LD_SPPC1; \
    RISC_OPCODE[9] = JP_TX; \
    NUM_Icnt = 6'd24; \
end
```

Figure 5: The CALL instruction [4] (left) and the decoded RISC instructions (right)

## Instructions

Take the **CALL nn** instruction as an example, illustrated in Figure 5. It takes 24 cycles to complete. It reads 2 consecutive bytes from addresses pointed by PC, stores the current PC in to stack, and loads the 2 bytes previously read into PC. For our GB-Z80, first the front-end reads and decodes the instruction using 2 clock cycles. The **CALL nn** instruction is subsequently decoded into 7 RISC instructions, each taking 2 clock cycles to complete. Thats only 16 cycles in total so the rest of opcodes are filled with NOP (not shown in the figure). X and T are two registers I introduced in my GB-Z80 to store temporary data. The first RISC opcode **LD\_XPC** means “load the data at address equal to PC to register X”. In the *Memory Access* stage, the GB-Z80 requests for a memory read at the PC, and in the *Execute/Write Back* stage, it gets the requested data and saves it into X. Also it increments the PC by 1. The **DEC\_SP** opcode means “Decrement the SP register by 1”. In our GB-Z80, it does nothing in the Memory Access stage, and performs a 16-bit subtraction on the SP register. The **LD\_SPPCh** command means “Load the high byte of PC onto the Stack”. In the *Memory Access* stage, our GB-Z80 asks for a write at the address equal to the SP, and in the *Write Back* stage the value in the high byte of the PC is written to the stack. The **JP\_TX** opcode means “Jump to the address equal to the register pair TX”. In our GB-Z80, it does

nothing in the *Memory Access* stage, and performs a 16-bit load from the TX to the PC.

## Interrupts

Interrupts are checked at the end of an instruction. If the IME is set and there is an interrupt flag in the IF register, and the interrupt is also set in the IE register, that interrupt routine is then served. Each interrupt takes 20 clock cycles to complete and the instructions are shown in Figure 6. These are based on the interrupt test set. The GB-Z80 will first clear the IME, preventing any other interrupt. Then it will push the high byte of PC on to stack. Afterwards, it saves the current interrupt request in a temporary location. It then resets the interrupt flag and pushes the low byte of PC on to stack, and finally it jumps to the interrupt vector. The LATCH\_INTQ opcode saves the current interrupt in a temporary register. The RST\_IF opcode asks for a memory write, and clears the current interrupt in the IF register.

```
'define DECODER_INTR(addr) \
begin \
    RISC_OPCODE[0] = DI; \
    RISC_OPCODE[1] = DEC_SP; \
    RISC_OPCODE[2] = LD_SPPCh; \
    RISC_OPCODE[3] = LATCH_INTQ; \
    RISC_OPCODE[4] = RST_IF; \
    RISC_OPCODE[5] = DEC_SP; \
    RISC_OPCODE[6] = LD_SPPCl; \
    RISC_OPCODE[7] = RST_`addr; \
    NUM_Tcnt = 6'd20; \
end
```

Figure 6: The RISC instructions for interrupt handling

## Pixel Processing Unit (PPU)

The Game Boys visible screen area is  $160 \times 144$  pixels. Like most other consoles of that era, the Game Boy did not have enough memory or bandwidth to hold a framebuffer in




Figure 7: The Background scrolling [6]

memory. Instead, a tile system is employed. A set of bit maps is held in memory and a map is built using references to these bitmaps. The advantage is that one tile can be used repeatedly through the map, simply by using its reference. The Game Boys tiled graphics system supports tiles of  $8 \times 8$  pixels for *Background* and *Window*, and tiles of  $8 \times 8$  or  $8 \times 16$  pixels for sprites.

Figure 7 shows that the background map can support  $256 \times 256$  pixels whereas the display only uses  $160 \times 144$  pixels, so there is a scope for the background to be moved relative to the screen. The PPU achieves this by defining a point in the background that corresponds to the top left of the screen. By moving this point between frames, the background can scroll on the screen. For this reason, definition of the top left corner is held by 2 PPU registers,

SCX and SCY.

Figure 8 depicts another drawing layer called *Window* in the Game Boy. It is very similar to the background but it can not scroll. The programmer can only set the starting top left corner of the window, and it will be drawn all the way to the bottom right of the screen. Most games use it as a head-up display or menu display.




Figure 8: The Window [6]

There are 2 maps of  $32 \times 32$  tiles that can be held in memory, and only one can be used for display at a time. There is space in the Game Boy for 384 tiles, so half of them are shared between the maps. One map uses tile numbers 0 to 255 and the other uses numbers between -128 and 127 for its tiles.

The Game Boy can handle 4 shades of gray. Representing one of these four colors in the tile data takes 2 bits, so each tile in the tile data set is held in  $8 \times 8 \times 2$  bits or 16 bytes. One additional complication for the Game Boy is that each of the four possible values can correspond to any of the four colors. The palettes are mainly used to create easy color changes for the tile set.

In our Game Boy design, we put a framebuffer in place of the Game Boy LCD display. The framebuffer is a  $160 \times 144 \times 2$ -bit dual-port dual-clock SRAM. The Game Boy can write to it

at its own clock speed and the VGA core can read pixels out at the VGA clock speed.

## Video Timing

The Game Boy video hardware simulates a cathode-ray tube (CRT) display in its timing. It also has the H-Blank and V-blank period. However, since the Game Boy uses an LCD display, it can do something a CRT display cannot: it can stop clocking the LCD whenever it wants to. This occurs when the PPU is not ready to send out a pixel yet, resulting in variable length in the rendering period and H-blank period. As seen in Figure 9, the PPU always spends 456 clock cycles on a scan line and 4560 clock cycles for a whole screen refresh. At the beginning of a scan line, there is a fixed 80-clock cycle OAM search area. This area is used to determine whether there are any sprites on the current scan line and help sprite fetching in the rendering area. During OAM search, it will iterate through the OAM and find the first 10 sprites on the current scan line. When it finds a sprite, it will take a note of its X position and its position in the OAM, storing them in a local OAM.




Figure 9: The PPU Timing

After the OAM search comes the rendering area. In the rendering area, pixels are shifted out from the PPU to the LCD (or for our design, a framebuffer). The rendering area can take 174 to 291 clock cycles to complete, depending on the SCX, sprite location, and number of sprites on the scan line. At the end of a scan line is the H-Blank period. H-Blank varies from 85 to 202 dots; in this area, the PPU will not access any memory. After 144 scan lines, the PPU enters V-Blank; in this area, it will not access any memory either. Notice that the PPU only spends less than 4 clock cycles in line 153, and it spends the rest of the clock cycles in line 0 in V-Blank.

Details of rendering timing is described in [5] and the presentation slides. We did not implement the extra clock cycles when there is a sprite at X=0.

## OAM DMA




Figure 10: OAM DMA

The OAM is usually filled by a DMA. CPU can write the source address into the DMA register. The MMU will move 160 bytes from the source address to the OAM. The source can be on the work RAM bus or the video RAM bus. While DMA is running, the CPU

cannot access the bus that is the source of the DMA or the OAM. In the original Game Boy, the OAM is a slave of the PPU and the OAM is a part of the PPU logic; however, we implemented the OAM as a peripheral of the CPU. This makes memory management easier since the CPU does not have to go through the PPU to access the OAM.

## Timer




Figure 11: Timer block diagram 1 [7]

The timer peripheral is basically a big counter with automatic reload on overflow. It works as a timer as you can ask it to send an interrupt after a certain number of clocks. Some games like Tetris use the counter in it as a time seed for random number generation. The logic block diagram is shown in Figures 11, 12, and 13.




Figure 12: Timer block diagram 2 [7]

## Sound

The Game Boy has four sound channels. Two square waves with adjustable duty cycle, a programmable wave table, and a noise generator. Each has some kind of frequency or pitch control. The first square channel also has an automatic frequency sweep unit to help with sound effects. The square and noise channels each have a volume envelope unit to help with fade-in or fade-out sound effects. On the other hand, the wave channel only has limited manual volume control. Each channel has a length counter that can silence the channel after a preset time to handle note duration. Each channel can be individually mapped to the left, right, or both audio outputs. There is also a master volume control register that can independently adjust left and right outputs.

We used the Intel University Program CODEC IP to configure the CODEC and sent the




Figure 13: Timer block diagram 3 [7]

samples out through the Avalon Streaming interface to the CODEC.

## Joypad

The Game Boy joypad I/O register is located at CPU address FF00. As shown in Figure 14, the eight keys are arranged in the form of a  $2 \times 4$  matrix, where P10-P13 are input ports connected to pull-up resistors and P14-P15 are output ports. The CPU regularly sets P14-P15 low to read which keys were pressed. During this time, whichever key was pressed closes

the signal path and the corresponding input port is pulled low by the diode. For example, if P15 is set to 0 and button A is pressed, then P10 will be 0 (P11-13 stay at logic 1); if the *RIGHT* key was pressed, then P10 will be logic 1.




Figure 14: Joypad schematic [6, 7]

Our joypad module was fulfilled by a USB keyboard and a device driver that communicates with a joypad peripheral on the DE1-SoC. The peripheral was generated in Qsys and added to the Device Tree. Our user space program (Appendix C.2) can configure any USB keyboard keys as joypad keys (except ESC, SPACE, and modifiers); the SPACE key is reserved for enabling double speed. Whenever any configured joypad keys are pressed, the joypad status is sent to the kernel module.

## Serial

The serial interface allows two Game Boy devices to transfer data with one another, conventionally via a link cable. For example, players can trade Pokemon and battle each other when playing compatible *Pokemon* games, or play 2-person Tetris.

As shown in Figure 15, serial I/O is controlled by the SB and SC registers, located at CPU addresses FF01 and FF02. The MSB of the SC register controls the serial transfer and the LSB selects the clock used. One Game Boy acts as the master and uses its internal clock

at 8.192kHz, while the second one acts as the slave and uses an external clock (typically supplied by the first Game Boy, but can go up to 500kHz).




Figure 15: Serial I/O registers [6]

The timing chart and block diagram are illustrated in Figures 16 and 17, respectively. Data is first set in the SB register. Then, the MSB of the SC register is set to 1, initiating the transfer; during this time, read and write access to the SB register is disabled. Sending and receiving 8-bit data occur simultaneously. The data in the SB register is shifted leftward by a bit at every falling edge of the clock and the SOUT port outputs the highest bit; input data from the SIN port is shifted in the LSB of the SB register at every rising edge of the clock. After 8 clock counts of a 3-bit counter, the MSB of the SC register is set to 0 and an interrupt is sent to the CPU, signaling the completion of a byte transfer.




Figure 16: Serial timing chart [6]




Figure 17: Serial block diagram [6]

# Cartridge

In the interests of time, money, and convenience, we developed a virtual cartridge module that loads ROM files downloaded from online onto the DE1-SOC (as opposed to buying physical cartridges and soldering wires onto GPIOs) to play various games. The user space program (Appendix C.2) reads a specified binary ROM file and loads its contents onto the on-board SDRAM. The Unix system call *mmap(2)* maps the virtual addresses used by the program to physical addresses of the SDRAM, enabling direct data manipulation from user space. Information such as ROM and RAM size, MBC type are read from the cartridge header region and used to configure the cartridge module.

Certain games such as *Pokemon Yellow* and *Legend of Zelda: Link's Awakening* include an internal battery (with an expected lifespan of 10 years) in their physical cartridges to save game progress in RAM. This enables the player to continue where they left off in the game even after powering off the Game Boy. Virtual cartridges store game data in binary files with .sav extensions. After our user space program loads the game ROM into SDRAM, any SAV file with the same name is automatically loaded into a dedicated RAM region in SDRAM. Upon pressing the ESC keyboard key, Game Boy emulation stops running, game data in SDRAM is read by the program, and the SAV file is overwritten.

## Header

The internal information of the cartridge is contained in a header region located at addresses 0100-014F. Table 1 summarizes the values in this region.

Table 1: Cartridge header information [6, 7]

<b>Address</b>	<b>Name</b>	<b>Description</b>
0100-0103	Entry point	The program jumps to this execution point after displaying the Nintendo logo, and then starts the main program
0104-0133	Nintendo logo	Defines the bitmap of the Nintendo logo displayed when the Game Boy is powered on; will not run if these bytes are incorrect
0134-0143	Game title	Title of the game in UPPER CASE ASCII; remaining bytes are filled with 00's if it is less than 16 characters
0143	CGB flag	Denotes Game Boy Color compatibility
0144-0145	New licensee code	Two character ASCII licensee code that specifies the company or publisher of the game; only used for games released after the Super Game Boy (SGB)
0146	SGB flag	Indicates if the game supports SGB functions
0147	Cartridge type	Specifies the hardware used in the cartridge (MBC, battery, rumble, etc.)
0148	ROM size	ROM size and number of banks
0149	RAM size	RAM size and number of banks (if any)
014A	Destination code	Indicates where the product is intended to be marketed
014B	Old licensee code	Specifies the company or publisher of older games
014C	Mask ROM version number	The version number of the game
014D	Complement check	Contains the checksum across header bytes in addresses 0134-014C; game will not run if this is incorrect
014E-014F	Global checksum	Contains a checksum across the entire cartridge (except for two bytes); the Game Boy in reality ignores this value

## SDRAM

Most games with multiple banks of ROM are too big to be fit onto the DE1-SoC's on-chip RAM. Hence, we had to use the SDRAM to store them. We ran the SDRAM at 16 times the speed of the Game Boy clock and since the column access strobe (CAS) latency is 3, we thought this was fast enough for the Game Boy to read it, but it did not work. We found that the automatic refresh used by the SDRAM might be the culprit. When we want to access the SDRAM and if its refreshing, it would take much longer to get valid data. But the Game Boy expects SRAM behavior; it always wants valid data after a fixed delay. Because we used a 16-times faster clock, we knew exactly when the Game Boy clock will rise. So when the Game Boy clock is about to rise and the data is still not ready yet, we stop the Game Boy clock and wait for the data. So from the Game Boy's point of view, data is always ready before the next clock cycle. The intermittent stop of the clock is not perceivable to the human eye.

## Memory Bank Controller (MBC)

Bank switching is a technique that increases the amount of usable memory beyond what the processor can address at a time. This allows a system to be configured differently at different times based on need by switching between various banks of memory. For example, in the context of video games, the ROM bank that contains the bitmap of the start screen can be switched out once the game is underway.

Many Game Boy games embed MBC chips in their cartridges to expand the available address space and store larger game content. The most common MBC chips for the Game Boy are MBC1, MBC3, and MBC5, which we all implemented in the project.

## MBC1

MBC1 is the first MBC chip for the Game Boy and the foundation of newer MBC chips. It contains four registers that control the behavior of the MBC. The ROM bank number is controlled by two registers, so the effective ROM bank number is the concatenation of the 2-bit BANK2 and 5-bit BANK1. Table 2 and Figure 18 depict the memory map and register functions of the MBC1.

Address	Read/Write	Function	Description
0000-3FFF	Read	ROM Bank 00	Contains the 16kB of ROM bank 00 in ROM banking mode or of ROM bank $32 \times \text{BANK2}$ in RAM banking mode*
4000-7FFF	Read	ROM Bank 01-7F	Contains any of the other 16kB banks of ROM; however, banks 20h, 40h, 60h cannot be selected
A000-BFFF	Read/Write	RAM Bank 00-03 (if any)	Addresses an external RAM bank (up to 8 kB)
0000-1FFF	Write	RAM Enable	Writing 0Ah enables RAM; 00h disables RAM
2000-3FFF	Write	ROM Bank Number	Selects lower 5 bits of ROM (BANK1); if 20h, 40h, 60h are written, 21h, 41h, 61h are selected respectively
4000-5FFF	Write	RAM Bank Number/Upper Bits of ROM Bank Number	Selects a RAM bank (00-03) or upper two bits of ROM bank number (BANK2), depending on the ROM/RAM mode
6000-7FFF	Write	ROM/RAM Mode Select	00 = ROM banking mode (max 8kB RAM, 2MB ROM); 01 = RAM banking mode (max 32kB RAM, 512kB ROM)

\* As described in [4]; other documentation say this area contains ROM bank 00 only

Table 2: MBC1 memory map and register description [4, 6]




Figure 18: MBC1 Memory Map [6]

## MBC3

MBC3 includes a built-in Real Time Clock (RTC) to track time in Game Boy games such as *Harvest Moon* or Game Boy Color games such as *Pokemon Crystal*. The RTC requires an external 32.768 kHz quartz oscillator and battery to tick even when the Game Boy is powered off. There are also four registers that control the data interaction between the cartridge and the Game Boy. Unlike MBC1, MBC3 has independent registers to address ROM and RAM banks in addition to RTC clock counters. Table 3 and Figure 19 illustrate the memory map and register functions of the MBC3.

<b>Address</b>	<b>Read/Write</b>	<b>Function</b>	<b>Description</b>
0000-3FFF	Read	ROM Bank 00	Always contains the 16kB of ROM bank 00
4000-7FFF	Read	ROM Bank 01-7F	Contains any of the other 16kB banks of ROM; unlike that of MBC1, accessing banks 20h, 40h, 60h is supported
A000-BFFF	Read/Write	RAM Bank 00-03 (if any) or RTC Register 08-0C	Addresses an external 8kB RAM bank or RTC register
0000-1FFF	Write	RAM and Timer Enable	Writing 0Ah enables RAM and RTC registers; 00h disables both
2000-3FFF	Write	ROM Bank Number	All 7 bits written form the bank number; however, writing 00 will select bank 01 instead
4000-5FFF	Write	RAM Bank Number/RTC Register Select	Writing 00-07 selects a RAM bank (if any); writing 08-0C will map the RTC register into memory
6000-7FFF	Write	Latch Clock Data	Writing 00 and then 01 will latch the current time into the RTC registers; latched data will not change until 00→01 is written again

Table 3: MBC3 memory map and register description [6]

## MBC5

MBC5 supports games with up to 8MB ROM and 128kB RAM. Due to this, its ROM bank number requires 9 bits so two of the four control registers collectively address this. Unlike MBC1, it has separate registers to control RAM and ROM banking. Table 4 and Figure 20 outlines the memory map and register functions of the MBC5.




Figure 19: MBC3 Memory Map [6]

Address	Read/Write	Function	Description
0000-3FFF	Read	ROM Bank 00	Always contains the 16kB of ROM bank 00
4000-7FFF	Read	ROM Bank 00-7F	Contains any of the other 16kB banks of ROM, including bank 00
A000-BFFF	Read/Write	RAM Bank 00-03 (if any)	Addresses an external 8kB RAM bank
0000-1FFF	Write	RAM Enable	Writing 0Ah enables RAM; 00h disables RAM
2000-2FFF	Write	Low 8 bits of ROM Bank Number	Writes the lower 8 bits of the bank number; writing 00 is allowed
3000-3FFF	Write	MSB of ROM Bank Number	Writes the 9th bit of the bank number
4000-5FFF	Write	RAM Bank Number	Writing a value between 00-0F selects the corresponding RAM bank

Table 4: MBC5 memory map and register description [6]




Figure 20: MBC5 Memory Map [6]

# Results

## Accuracy Test ROMs

Gekkio [3] and Blargg [1] developed test ROMs from running them with real Game Boy devices. Our test results are listed in Appendix B. To the best of our knowledge, VerilogBoy [9] is the most recent attempt (apart from ours) to emulate the Game Boy with an FPGA. The other emulators were all written in software.

## Game ROMs

The ultimate goal of the project is to successfully run games of various ROM and RAM sizes with either MBC1, MBC3, or MBC5 chips. Our Game Boy emulator has ran (but is not limited to) the following game ROMs in Table 5 without any noticeable problem:

Name	ROM	RAM	MBC	External Battery
OH DEMO	128kB	0	MBC1	No
POCKET-DEMO	128kB	0	MBC1	No
POKEMON YELLOW (INT)	1MB	32kB	MBC5	Yes
TETRIS	32kB	0	None	No
POKEMON RED (JP)	1MB	32kB	MBC3	Yes
DMG AGING TEST	32kB	0	None	No
LEGEND OF ZELDA: LINK'S AWAKENING	1MB	32kB	MBC5	Yes

Table 5: List of Game Boy games emulated

# Evaluation

## Contribution

Table 6 lists the modules each member contributed to.

Member	Contributed Modules
Nanyu	GB-Z80, MMU, Sound, Timer, PPU, OAM, Cartridge, system integration
Justin	Joypad, Serial, Cartridge, MBC, all software (user space program, joypad device driver)

Table 6: Project contribution

## Future Work

The serial module was planned to be tested by exporting the SIN, SOUT, and SCK ports to GPIOs on the DE1-SoC board, and physically connecting the GPIO pins of both devices with jumper wires. However, this experiment was not carried out, mainly due to not having an extra DE1-SoC board to pair with.

We will improve the accuracy of the Game Boy and pass all the test ROMs. Once that is achieved, we will upgrade it to a Game Boy Color.


# References

- [1] Blargg. *Blargg's Game Boy hardware test ROMs*. URL: <http://gbdev.ggb8.se/files/roms/blargg-gb-tests/>.
- [2] *GameBoy Memory Map*. <http://gameboy.mongenel.com/dmg/asmmemmap.html>. Accessed: 2019-08-10.
- [3] Gekkio. *A Game Boy research project and emulator written in Rust*. URL: <https://github.com/Gekkio/mooneye-gb>.
- [4] Gekkio. *Game Boy: Complete Technical Reference*. URL: <https://gekkio.fi/files/gb-docs/gbctr.pdf>.
- [5] Kevin Horton. *Nitty Gritty Gameboy Cycle Timing*. URL: <http://blog.kevtris.org/blogfiles/Nitty%20Gritty%20Gameboy%20VRAM%20Timing.txt>.
- [6] Nintendo. *Game Boy Programming Manual Version 1.1*. Dec. 3, 1999. URL: <https://archive.org/details/GameBoyProgManVer1.1>.
- [7] Nitro2k01. *Game Boy Development Wiki*. URL: [https://gbdev.ggb8.se/wiki/articles/Main\\_Page](https://gbdev.ggb8.se/wiki/articles/Main_Page).
- [8] *Top 10 best-selling videogame consoles*. <https://www.guinnessworldrecords.com/news/2018/12/top-10-best-selling-videogame-consoles-551938>. Accessed: 2019-08-10.
- [9] Zephray. *A Pi emulating a GameBoy sounds cheap. What about an FPGA?* URL: <https://github.com/zephray/VerilogBoy>.

# Appendices

# Appendix A

## Qsys System

Use	Connections	Name	Description	Export	Clock	Base	End
<input checked="" type="checkbox"/>		<b>hps_0</b>	Ariane V/Cyclone V Hard Processor Subsystem	<i>Double-click to export</i> hps_ddr3 <b>hps</b>			
<input checked="" type="checkbox"/>		<b>GameBoy_VGA</b>	GameBoy_VGA	<i>Double-click to export</i> Main_PLL... [clock] <i>Double-click to export</i> [GameBoy... [clock] <i>Double-click to export</i> Main_PLL... [clock] <i>Double-click to export</i> [GameBoy... [clock] <i>Double-click to export</i> Main_PLL... [clock] <i>Double-click to export</i> Main_PLL... [clock]		IRQ 0	IRQ 31
<input checked="" type="checkbox"/>		<b>GameBoy_JoyPad</b>	GameBoy_JoyPad	<i>Double-click to export</i> Main_PLL... [clock] <i>Double-click to export</i> [clock] <i>Double-click to export</i> Avalon Memory Mapped Slave		0x0400_0000	0x041f_ffff
<input checked="" type="checkbox"/>		<b>GameBoy</b>	GameBoy	<i>Double-click to export</i> GameBoy... [clock] <i>Double-click to export</i> [clock] <i>Double-click to export</i> GameBoy... [clock] <i>Double-click to export</i> GameBoy... [clock] <i>Double-click to export</i> GameBoy... [clock]		0x0420_0000	0x0420_0000
<input checked="" type="checkbox"/>		<b>SDRAM_Controller</b>	SDRAM Controller Intel FPGA IP	<i>Double-click to export</i> Main_PLL... [clk] <i>Double-click to export</i> [clk] <i>Double-click to export</i> Avalon Memory Mapped Slave		0x0000_0000	0x03ff_ffff
<input checked="" type="checkbox"/>		<b>GameBoy_Reset</b>	Reset Bridge	<i>Double-click to export</i> Main_PLL... [clk] <i>Double-click to export</i> gameboy_reset			
<input checked="" type="checkbox"/>		<b>GameBoy_Cartridge</b>	GameBoy_Cartridge	<i>Double-click to export</i> Main_PLL... [clock] <i>Double-click to export</i> [clock] <i>Double-click to export</i> Reset Input		0x0000_0000	0x03ff_ffff
<input checked="" type="checkbox"/>		<b>Main_PLL</b>	PLL, Intel FPGA IP	<i>clk</i> <i>Double-click to export</i> sram_clk <i>Double-click to export</i> Main_PLL... [clk] <i>Double-click to export</i> Main_PLL... [clk] <i>Double-click to export</i> audio_clk <i>Double-click to export</i> Main_PLL... [clk]	<i>exported</i>		
<input checked="" type="checkbox"/>		<b>SOC_System_RST</b>	Reset Bridge	<i>Double-click to export</i> Main_PLL... [clk] <i>reset</i> <i>Double-click to export</i>			
<input checked="" type="checkbox"/>		<b>AV_Config</b>	Audio and Video Config	<i>Double-click to export</i> Main_PLL... [clk] <i>Double-click to export</i> [clk] <i>Double-click to export</i> Avalon Memory Mapped Slave		0x0420_3000	0x0420_300f
<input checked="" type="checkbox"/>		<b>Audio</b>	Audio	<i>Double-click to export</i> Main_PLL... [clk] <i>Double-click to export</i> [clk] <i>Double-click to export</i> [clk] <i>Double-click to export</i> [clk] <i>Double-click to export</i> [clk] <i>Double-click to export</i> [clk]			
<input checked="" type="checkbox"/>		<b>Audio_RST</b>	Reset Bridge	<i>Double-click to export</i> Main_PLL... [clk] <i>reset_audio</i> <i>Double-click to export</i>			
<input checked="" type="checkbox"/>		<b>GameBoy_Audio</b>	GameBoy_Audio	<i>Double-click to export</i> Main_PLL... [clock] <i>Double-click to export</i> [clock] <i>Double-click to export</i> Reset Input			

## **Appendix B**

### **Accuracy Tests**

## Blargg's tests

Test	mooneye-gb	BGB	Gambatte	Higan	MESS	VerilogBoy	Ours
cpu instrs	👍	👍	👍	👍	👍	👍	👍
dmg sound	✗	👍	N/A	N/A	N/A	N/A	✗
instr timing	👍	👍	N/A	N/A	N/A	N/A	👍
interrupt time	N/A	✗	N/A	N/A	N/A	N/A	✗
mem timing	N/A	👍	N/A	N/A	N/A	N/A	👍
mem timing 2	👍	👍	N/A	N/A	N/A	N/A	👍
oam bug	✗	✗	N/A	N/A	N/A	N/A	✗

## Mooneye GB acceptance tests

Test	mooneye-gb	BGB	Gambatte	Higan	MESS	VerilogBoy	Ours
add sp e timing	👍	✗	👍	👍	👍	👍	👍
call timing	👍	✗	👍	👍	👍	👍	👍
call timing2	👍	✗	👍	👍	👍	👍	👍
call cc_timing	👍	✗	👍	👍	👍	👍	👍
call cc_timing2	👍	✗	👍	👍	👍	👍	👍
di timing GS	👍	👍	👍	👍	👍	👍	👍
div timing	👍	👍	👍	👍	👍	👍	👍
ei sequence	👍	👍	👍	👍	✗	👍	👍
ei timing	👍	👍	👍	👍	👍	👍	👍
halt ime0 ei	👍	👍	👍	👍	👍	👍	👍
halt ime0 nointr_timing	👍	👍	👍	👍	👍	✗	👍
halt ime1 timing	👍	👍	👍	👍	👍	👍	👍
halt ime1 timing2 GS	👍	👍	👍	👍	👍	✗	👍
if ie registers	👍	👍	👍	👍	👍	✗	👍
intr timing	👍	👍	👍	👍	👍	✗	👍
jp timing	👍	✗	👍	👍	👍	👍	👍
jp cc timing	👍	✗	👍	👍	👍	👍	👍
ld hl sp e timing	👍	✗	👍	👍	👍	👍	👍
oam dma_restart	👍	✗	👍	👍	👍	👍	✗
oam dma start	👍	✗	👍	👍	👍	👍	👍
oam dma timing	👍	✗	👍	👍	👍	👍	✗
pop timing	👍	✗	👍	👍	👍	👍	👍
push timing	👍	✗	✗	👍	👍	👍	👍
rapid di ei	👍	👍	👍	👍	👍	👍	👍
ret timing	👍	✗	👍	👍	👍	👍	👍

Test	mooneye-gb	BGB	Gambatte	Higan	MESS	VerilogBoy	Ours
ret cc timing	👍	✗	👍	👍	👍	👍	👍
reti timing	👍	✗	👍	👍	👍	👍	👍
reti intr timing	👍	👍	👍	👍	👍	👍	👍
rst timing	👍	✗	✗	👍	👍	👍	👍

## Instructions

Test	mooneye-gb	BGB	Gambatte	Higan	MESS	VerilogBoy	Ours
daa	👍	👍	👍	👍	👍	👍	👍

## Interrupt handling

Test	mooneye-gb	BGB	Gambatte	Higan	MESS	VerilogBoy	Ours
ie push	👍	✗	✗	✗	✗	👍	👍

## OAM DMA

Test	mooneye-gb	BGB	Gambatte	Higan	MESS	VerilogBoy	Ours
basic	👍	👍	👍	👍	👍	👍	👍
reg_read	👍	👍	👍	✗	✗	👍	👍
sources dmgABCmgbS	👍	👍	✗	✗	✗	✗	👍

## Serial

Test	mooneye-gb	BGB	Gambatte	Higan	MESS	VerilogBoy	Ours
boot sclk align dmgABCmgb	✗	👍	👍	✗	✗	👍	👍

## PPU

Test	mooneye-gb	BGB	Gambatte	Higan	MESS	VerilogBoy	Ours
hblank ly scx timing GS	👍	👍	✗	✗	👍	✗	✗
intr 1 2 timing GS	👍	👍	👍	👍	👍	✗	✗
intr 2 0 timing	👍	👍	✗	👍	👍	✗	✗
intr 2 mode0 timing	👍	👍	✗	✗	👍	✗	👍
intr 2 mode3 timing	👍	👍	✗	✗	👍	✗	👍
intr 2 oam ok timing	👍	👍	✗	✗	👍	✗	👍
intr 2 mode0 timing sprites	✗	👍	✗	✗	👍	✗	✗
lcdon timing dmgABCmgbS	✗	👍	✗	✗	✗	✗	✗
lcdon write timing GS	✗	👍	✗	✗	✗	✗	✗
stat irq blocking	✗	👍	👍	✗	👍	✗	👍
stat lyc onoff	✗	👍	✗	✗	✗	✗	✗
vblank stat intr GS	👍	👍	✗	👍	👍	✗	👍

## Timer

Test	mooneye-gb	BGB	Gambatte	Higan	MESS	VerilogBoy	Ours
div write	👍	👍	✗	👍	👍	👍	👍
rapid toggle	👍	👍	✗	✗	👍	👍	👍
tim00 div trigger	👍	👍	👍	✗	👍	👍	👍
tim00	👍	👍	✗	👍	👍	👍	👍
tim01 div trigger	👍	👍	✗	✗	👍	👍	👍
tim01	👍	👍	👍	👍	👍	👍	👍
tim10 div trigger	👍	👍	✗	✗	👍	👍	👍
tim10	👍	👍	✗	👍	👍	👍	👍
tim11 div trigger	👍	👍	✗	✗	👍	👍	👍
tim11	👍	👍	✗	👍	👍	👍	👍
tim1a reload	👍	👍	✗	✗	👍	👍	👍
tim1a write reloading	👍	👍	✗	✗	👍	👍	👍
tma write reloading	👍	👍	✗	✗	👍	👍	👍

## MBC

Test	mooneye-gb	BGB	Gambatte	Higan	MESS	VerilogBoy	Ours
MBC1	N/A	👍	N/A	N/A	N/A	N/A	👍
MBC5	N/A	👍	N/A	N/A	N/A	N/A	👍

Note: MBC3 test ROM was not created at the time of testing.

# Appendix C

## Source Code

### C.1 Hardware

```
1 `timescale 1ns / 1ns
2 //
3 // This is the GB-Z80 CPU
4 // All modules in a single file for simulation
5 //
6 `include "GB_Z80_ALU.vh"
7 `include "GB_Z80_CPU.vh"
8 `include "GB_Z80_DECODER.vh"
9
10`define NO_BOOT 0
11
12 module GB_Z80_SINGLE
13 (
```

```

14    input logic clk,
15    input logic rst,
16    output logic [15:0] ADDR, // Memory Address Bus
17    input logic [7:0] DATA_in, // Input Data Bus
18    output logic [7:0] DATA_out, // Output Data Bus
19    output logic RD, // CPU wants to read data from Memory or IO, active
20      high
21    output logic WR, // CPU holds valid data to be stored in Memory or IO,
22      active high
23    output logic CPU_HALT, // CPU has executed a HALT instruction and is
24      awaiting an interrupt, active high
25    input logic [4:0] INTQ, // Interrupt Request, Interrupt will be
26      honored at the end of the current instruction
27    input logic [4:0] IE // Interrupt Enable
28  );
29
30  GB_Z80_REG CPU_REG, CPU_REG_NEXT;
31  logic [15:0] ADDR_NEXT;
32
33 /* Decoder */
34  logic [7:0] INST, INST_NEXT; // Instruction Register
35  logic [4:0] INTQ_INT, INTQ_INT_NEXT;
36  GB_Z80_RISC_OPCODE RISC_OPCODE [0:10];
37  logic [5:0] NUM_Tcnt;
38  logic isCB, isCB_NEXT;
39  logic isINT, isINT_NEXT;
40  logic isPCMEM [0:10];
41  logic [4:0] T_CNT, T_CNT_NEXT;
42  logic [2:0] M_CNT, M_CNT_NEXT;
43  byte cur_risc_num;
44
45  GB_Z80_DECODER CPU_DECODER(.CPU_OPCODE(INST), .INTQ(INTQ_INT),
46    .isCB(isCB),
47    .isINT(isINT), .RISC_OPCODE(RISC_OPCODE), .NUM_Tcnt(NUM_Tcnt),
48    .

```

```

    isPCMEM(isPCMEM),
42                                .FLAG(CPU_REG.F));
43
44 /* ALU */
45 logic [7:0] ALU_OPD1_L, ALU_OPD2_L, ALU_STATUS, ALU_RESULT_L, ALU_RESULT_H
46 ;
47 GB_Z80_ALU_OPCODE ALU_OPCODE;
48 GB_Z80_ALU CPU_ALU(.OPD1_L(ALU_OPD1_L), .OPD2_L(ALU_OPD2_L), .OPCODE(
49     ALU_OPCODE), .FLAG(CPU_REG.F), .STATUS(ALU_STATUS),
50         .RESULT_L(ALU_RESULT_L), .RESULT_H(ALU_RESULT_H));
51
52 /* Main FSMD */
53 // Main 4 Stages are IF -> DE -> EX -> (MEM)WB
54 // Each takes 1 T cycle
55
56
57 typedef enum {CPU_IF, CPU_DE, CPU_DE_CB, CPU_EX_RISC, CPU_WB_RISC}
58     CPU_STATE_t;
59
60 CPU_STATE_t CPU_STATE, CPU_STATE_NEXT;
61
62
63 logic RD_NEXT, WR_NEXT;
64 logic EX_done;
65
66
67 logic IME, IME_NEXT; // Interrupt Master Enable
68
69 always_ff @(posedge clk)
70 begin
71     /* Power On Reset */
72     if (rst)
73         begin
74             CPU_STATE <= CPU_IF;
75             CPU_REG.PC <= 0;
76             CPU_REG.F <= 0;

```

```

71      CPU_REG.T <= 0;
72
73      ADDR <= 0;
74
75      if (~NO_BOOT)
76
77          begin
78
79              CPU_REG.A <= 8'h01;
80
81              CPU_REG.F <= 8'hB0;
82
83              CPU_REG.B <= 8'h00;
84
85              CPU_REG.C <= 8'h13;
86
87              CPU_REG.D <= 8'h00;
88
89              CPU_REG.E <= 8'hD8;
90
91              CPU_REG.H <= 8'h01;
92
93              CPU_REG.L <= 8'h4D;
94
95              CPU_REG.SPh <= 8'hFF;
96
97              CPU_REG.SPl <= 8'hFE;
98
99              CPU_REG.PC <= 16'h0100;
100
101             ADDR <= 16'h0100;
102
103         end
104
105     RD <= 1; WR <= 0;
106
107     T_CNT <= 0; //M_CNT <= 0;
108
109     isCB <= 0;
110
111     isINT <= 0;
112
113     IME <= 0;
114
115     INTQ_INT <= 0;
116
117     end
118
119     else
120
121         begin
122
123             CPU_STATE <= CPU_STATE_NEXT;
124
125             CPU_REG <= CPU_REG_NEXT;
126
127             ADDR <= ADDR_NEXT;
128
129             RD <= RD_NEXT; WR<= WR_NEXT;
130
131             T_CNT <= T_CNT_NEXT; //M_CNT <= M_CNT_NEXT;
132
133             isCB <= isCB_NEXT;
134
135             isINT <= isINT_NEXT;

```

```

104     INST <= INST_NEXT;
105     IME <= IME_NEXT;
106     INTQ_INT <= INTQ_INT_NEXT;
107   end
108
109 end
110
111 assign M_CNT = (T_CNT - 1) >> 2; // 1 M Cycle for every 4 T cycles
112 assign cur_risc_num = (T_CNT >> 1) - 1 - (isCB << 1) + isINT;
113
114 always_comb
115 begin
116   CPU_STATE_NEXT = CPU_STATE;
117   CPU_REG_NEXT = CPU_REG;
118   ADDR_NEXT = CPU_REG.PC;
119   isCB_NEXT = isCB;
120   isINT_NEXT = isINT;
121   IME_NEXT = IME;
122   INTQ_INT_NEXT = INTQ_INT;
123   RD_NEXT = 0; WR_NEXT = 0;
124   DATA_out = 0;
125   T_CNT_NEXT = T_CNT + 1;
126   INST_NEXT = INST;
127   ALU_OPD1_L = 0;
128   ALU_OPD2_L = 0;
129   ALU_OPCODE = ALU_NOP;
130   CPU_HALT = 0;
131   unique case (CPU_STATE)
132     // Instruction Fetch From Memory at PC
133     CPU_IF :
134       begin
135         RD_NEXT = 0;
136         INST_NEXT = DATA_in;

```

```

137         T_CNT_NEXT = T_CNT + 1;
138
139         CPU_STATE_NEXT = CPU_DE;
140
141         CPU_REG_NEXT.PC = CPU_REG.PC + 1;
142
143     end
144
145     CPU_DE :
146
147     begin
148
149         if ((INST) == 8'hCB && !isCB)
150
151             begin
152
153                 CPU_STATE_NEXT = CPU_DE_CB;
154
155                 isCB_NEXT = 1;
156
157                 T_CNT_NEXT = T_CNT + 1;
158
159             end
160
161         else
162
163             begin
164
165                 CPU_STATE_NEXT = CPU_EX_RISC;
166
167                 T_CNT_NEXT = T_CNT + 1;
168
169             end
170
171         end
172
173     CPU_DE_CB :
174
175     begin
176
177         if (T_CNT != 3) // CB fetch delay
178
179             begin
180
181                 T_CNT_NEXT = T_CNT + 1;
182
183                 CPU_STATE_NEXT = CPU_DE_CB;
184
185             end
186
187         else
188
189             begin
190
191                 T_CNT_NEXT = T_CNT + 1;
192
193                 CPU_STATE_NEXT = CPU_IF;
194
195                 RD_NEXT = 1;
196
197             end
198
199         end
200
201     end
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
589

```

```

170     CPU_EX_RISC :
171
172     begin
173         T_CNT_NEXT = T_CNT + 1;
174         CPU_STATE_NEXT = CPU_WB_RISC;
175
176         if (isPCMEM[cur_risc_num])
177             CPU_REG_NEXT.PC = CPU_REG.PC + 1;
178             //if (!IME && (RISC_OPCODE[cur_risc_num] == HALT)) // HALT "
179             // skip" behaviour
180             // CPU_REG_NEXT.PC = CPU_REG.PC + 1;
181
182
183         case (RISC_OPCODE[cur_risc_num])
184             NOP: ; // no operations
185             LD_APC, LD_BPC, LD_CPC, LD_DPC, LD_EPC, LD_HPC, LD_LPC,
186             LD_TPC, LD_XPC, LD_SP1PC, LD_SPhPC, JP_R8, JP_NZR8, JP_ZR8, JP_NCR8,
187             JP_CR8: RD_NEXT = 1;
188             LD_ABC: `RD_nn(B, C)
189             LD_ADE: `RD_nn(D, E)
190             LD_AHL, LD_BHL, LD_CHL, LD_DHL, LD_EHL, LD_HHL, LD_LHL,
191             LD_THL, ADD_AHL, ADC_AHL, SUB_AHL, SBC_AHL, AND_AHL, XOR_AHL, OR_AHL,
192             CP_AHL: `RD_nn(H, L)
193             LD_ATX: `RD_nn(T, X)
194             LD_PC1SP, LD_PChSP, LD_BSP, LD_CSP, LD_DSP, LD_ESP, LD_HSP
195             , LD_LSP, LD_ASP, LD_FSP: `RD_nn(SPh, SP1)
196             LD_AHT: `RD_FFn(T)
197             LD_AHC: `RD_FFn(C)
198
199
200             LD_PCSPl, LD_PCSPh: WR_NEXT = 1;
201             LD_BCA: `WR_nn(B, C)
202             LD_DEA: `WR_nn(D, E)
203             LD_HLA, LD_HLB, LD_HLC, LD_HLD, LD_HLE, LD_HLH, LD_HLL,
204             LD_HLT: `WR_nn(H, L)
205             LD_TXA, LD_TXSPh, LD_TXSP1: `WR_nn(T, X)

```

```

196          LD_SPA , LD_SPB , LD_SPC , LD_SPD , LD_SPE , LD_SPH , LD_SPL ,
197          LD_SPF , LD_SPPCh , LD_SPPC1 : `WR_nn(SPh , SP1)
198
199          LD_HTA: `WR_FFn(T)
200
201          LD_HCA: `WR_FFn(C)
202
203          DI: IME_NEXT = 0;
204
205          LATCH_INTQ: INTQ_INT_NEXT = INTQ;
206
207          RST_IF: begin ADDR_NEXT = 16'hFFOF; WR_NEXT = 1; RD_NEXT =
208          1; end
209
210          default: ;
211
212      endcase
213
214  end
215
216  CPU_WB_RISC :
217
218  begin
219
220      if (T_CNT - (isCB << 2) == NUM_Tcnt - 1)
221
222      begin
223
224          T_CNT_NEXT = 0;
225
226          CPU_STATE_NEXT = CPU_IF;
227
228
229          isCB_NEXT = 0;
230
231          RD_NEXT = 1;
232
233          isINT_NEXT = 0;
234
235          INTQ_INT_NEXT = 0;
236
237          if (IME && (INTQ != 5'b00))
238
239              begin
240
241                  CPU_STATE_NEXT = CPU_EX_RISC;
242
243                  isINT_NEXT = 1;
244
245              end
246
247              else if ((INTQ == 5'b00) && (RISC_OPCODE[cur_risc_num] ==
248 HALT)) // Handle HALT
249
250              begin
251
252                  CPU_STATE_NEXT = CPU_WB_RISC;
253
254                  T_CNT_NEXT = T_CNT;
255
256                  CPU_HALT = 1;

```

```

226           end
227
228     else
229       begin
230         T_CNT_NEXT = T_CNT + 1;
231         CPU_STATE_NEXT = CPU_EX_RISC;
232       end
233
234   case (RISC_OPCODE[cur_risc_num])
235     NOP: ;
236     LD_AA: `LD_n_n(A, A)
237     LD_AB: `LD_n_n(A, B)
238     LD_AC: `LD_n_n(A, C)
239     LD_AD: `LD_n_n(A, D)
240     LD_AE: `LD_n_n(A, E)
241     LD_AH: `LD_n_n(A, H)
242     LD_AL: `LD_n_n(A, L)
243
244     LD_BA: `LD_n_n(B, A)
245     LD_BB: `LD_n_n(B, B)
246     LD_BC: `LD_n_n(B, C)
247     LD_BD: `LD_n_n(B, D)
248     LD_BE: `LD_n_n(B, E)
249     LD_BH: `LD_n_n(B, H)
250     LD_BL: `LD_n_n(B, L)
251
252     LD_CA: `LD_n_n(C, A)
253     LD_CB: `LD_n_n(C, B)
254     LD_CC: `LD_n_n(C, C)
255     LD_CD: `LD_n_n(C, D)
256     LD_CE: `LD_n_n(C, E)
257     LD_CH: `LD_n_n(C, H)
258     LD_CL: `LD_n_n(C, L)

```

```

259
260      LD_DA : `LD_n_n(D, A)
261      LD_DB : `LD_n_n(D, B)
262      LD_DC : `LD_n_n(D, C)
263      LD_DD : `LD_n_n(D, D)
264      LD_DE : `LD_n_n(D, E)
265      LD_DH : `LD_n_n(D, H)
266      LD_DL : `LD_n_n(D, L)

267
268      LD_EA : `LD_n_n(E, A)
269      LD_EB : `LD_n_n(E, B)
270      LD_EC : `LD_n_n(E, C)
271      LD_ED : `LD_n_n(E, D)
272      LD_EE : `LD_n_n(E, E)
273      LD_EH : `LD_n_n(E, H)
274      LD_EL : `LD_n_n(E, L)

275
276      LD_HA : `LD_n_n(H, A)
277      LD_HB : `LD_n_n(H, B)
278      LD_HC : `LD_n_n(H, C)
279      LD_HD : `LD_n_n(H, D)
280      LD_HE : `LD_n_n(H, E)
281      LD_HH : `LD_n_n(H, H)
282      LD_HL : `LD_n_n(H, L)

283
284      LD_LA : `LD_n_n(L, A)
285      LD_LB : `LD_n_n(L, B)
286      LD_LC : `LD_n_n(L, C)
287      LD_LD : `LD_n_n(L, D)
288      LD_LE : `LD_n_n(L, E)
289      LD_LH : `LD_n_n(L, H)
290      LD_LL : `LD_n_n(L, L)

```

```

292     LD_PCHL: CPU_REG_NEXT.PC = {CPU_REG.H, CPU_REG.L};

293

294     LD_SPHL: {CPU_REG_NEXT.SPh, CPU_REG_NEXT.SP1} = {CPU_REG.H
, CPU_REG.L};

295

296     LD_APC, LD_AHL, LD_ABC, LD_ADE, LD_ASP, LD_AHT, LD_AHC,
LD_ATX: CPU_REG_NEXT.A = DATA_in;

297     LD_BPC, LD_BHL, LD_BSP: CPU_REG_NEXT.B = DATA_in;

298     LD_CPC, LD_CHL, LD_CSP: CPU_REG_NEXT.C = DATA_in;

299     LD_DPC, LD_DHL, LD_DSP: CPU_REG_NEXT.D = DATA_in;

300     LD_EPC, LD_EHL, LD_ESP: CPU_REG_NEXT.E = DATA_in;

301     LD_HPC, LD_HHL, LD_HSP: CPU_REG_NEXT.H = DATA_in;

302     LD_LPC, LD_LHL, LD_LSP: CPU_REG_NEXT.L = DATA_in;

303     LD_FSP: CPU_REG_NEXT.F = DATA_in;

304     LD_TPC: CPU_REG_NEXT.T = DATA_in;

305     LD_XPC: CPU_REG_NEXT.X = DATA_in;

306     LD_SP1PC: CPU_REG_NEXT.SP1 = DATA_in;

307     LD_SPhPC: CPU_REG_NEXT.SPh = DATA_in;

308     LD_THL: CPU_REG_NEXT.T = DATA_in;

309     LD_PC1SP: CPU_REG_NEXT.PC = {CPU_REG.PC[15:8], DATA_in};

310     LD_PChSP: CPU_REG_NEXT.PC = {DATA_in, CPU_REG.PC[7:0]};

311

312

313

314     LD_BCA, LD_DEA, LD_HLA, LD_SPA, LD_HTA, LD_HCA, LD_TXA:
DATA_out = CPU_REG.A;

315     LD_HLB, LD_SPB: DATA_out = CPU_REG.B;

316     LD_HLC, LD_SPC: DATA_out = CPU_REG.C;

317     LD_HLD, LD_SPD: DATA_out = CPU_REG.D;

318     LD_HLE, LD_SPE: DATA_out = CPU_REG.E;

319     LD_HLH, LD_SPH: DATA_out = CPU_REG.H;

320     LD_HLL, LD_SPL: DATA_out = CPU_REG.L;

321     LD_SPF: DATA_out = CPU_REG.F;

```

```

322     LD_HLT: DATA_out = CPU_REG.T;
323     LD_PCSP1, LD_TXSP1: DATA_out = CPU_REG.SP1;
324     LD_PCSPH, LD_TXSPH: DATA_out = CPU_REG.SPh;
325     LD_SPPCh: DATA_out = CPU_REG.PC[15:8];
326     LD_SPPCl: DATA_out = CPU_REG.PC[7:0];
327
328     LD_HL_SPR8: `LD_HL_SPR8
329
330     INC_BC : `INC_nn(B, C)
331     DEC_BC : `DEC_nn(B, C)
332     INC_DE : `INC_nn(D, E)
333     DEC_DE : `DEC_nn(D, E)
334     INC_HL : `INC_nn(H, L)
335     DEC_HL : `DEC_nn(H, L)
336     INC_TX : `INC_nn(T, X)
337     DEC_TX : `DEC_nn(T, X)
338     INC_SP : `INC_nn(SPh, SP1)
339     DEC_SP : `DEC_nn(SPh, SP1)
340     INC_A : `INC_n(A)
341     DEC_A : `DEC_n(A)
342     INC_B : `INC_n(B)
343     DEC_B : `DEC_n(B)
344     INC_C : `INC_n(C)
345     DEC_C : `DEC_n(C)
346     INC_D : `INC_n(D)
347     DEC_D : `DEC_n(D)
348     INC_E : `INC_n(E)
349     DEC_E : `DEC_n(E)
350     INC_H : `INC_n(H)
351     DEC_H : `DEC_n(H)
352     INC_L : `INC_n(L)
353     DEC_L : `DEC_n(L)
354     INC_T : `INC_n(T)

```

```

355      DEC_T : `DEC_n(T)
356
357      RLC_A : `SHIFTER_op_n(RLC, A)
358      RLC_B : `SHIFTER_op_n(RLC, B)
359      RLC_C : `SHIFTER_op_n(RLC, C)
360      RLC_D : `SHIFTER_op_n(RLC, D)
361      RLC_E : `SHIFTER_op_n(RLC, E)
362      RLC_H : `SHIFTER_op_n(RLC, H)
363      RLC_L : `SHIFTER_op_n(RLC, L)
364      RLC_T : `SHIFTER_op_n(RLC, T)

365
366      RRC_A : `SHIFTER_op_n(RRC, A)
367      RRC_B : `SHIFTER_op_n(RRC, B)
368      RRC_C : `SHIFTER_op_n(RRC, C)
369      RRC_D : `SHIFTER_op_n(RRC, D)
370      RRC_E : `SHIFTER_op_n(RRC, E)
371      RRC_H : `SHIFTER_op_n(RRC, H)
372      RRC_L : `SHIFTER_op_n(RRC, L)
373      RRC_T : `SHIFTER_op_n(RRC, T)

374
375      RR_A : `SHIFTER_op_n(RR, A)
376      RR_B : `SHIFTER_op_n(RR, B)
377      RR_C : `SHIFTER_op_n(RR, C)
378      RR_D : `SHIFTER_op_n(RR, D)
379      RR_E : `SHIFTER_op_n(RR, E)
380      RR_H : `SHIFTER_op_n(RR, H)
381      RR_L : `SHIFTER_op_n(RR, L)
382      RR_T : `SHIFTER_op_n(RR, T)

383
384      RL_A : `SHIFTER_op_n(RL, A)
385      RL_B : `SHIFTER_op_n(RL, B)
386      RL_C : `SHIFTER_op_n(RL, C)
387      RL_D : `SHIFTER_op_n(RL, D)

```

```

388      RL_E : `SHIFTER_op_n(RL, E)
389      RL_H : `SHIFTER_op_n(RL, H)
390      RL_L : `SHIFTER_op_n(RL, L)
391      RL_T : `SHIFTER_op_n(RL, T)

392
393      SRA_A : `SHIFTER_op_n(SRA, A)
394      SRA_B : `SHIFTER_op_n(SRA, B)
395      SRA_C : `SHIFTER_op_n(SRA, C)
396      SRA_D : `SHIFTER_op_n(SRA, D)
397      SRA_E : `SHIFTER_op_n(SRA, E)
398      SRA_H : `SHIFTER_op_n(SRA, H)
399      SRA_L : `SHIFTER_op_n(SRA, L)
400      SRA_T : `SHIFTER_op_n(SRA, T)

401
402      SLA_A : `SHIFTER_op_n(SLA, A)
403      SLA_B : `SHIFTER_op_n(SLA, B)
404      SLA_C : `SHIFTER_op_n(SLA, C)
405      SLA_D : `SHIFTER_op_n(SLA, D)
406      SLA_E : `SHIFTER_op_n(SLA, E)
407      SLA_H : `SHIFTER_op_n(SLA, H)
408      SLA_L : `SHIFTER_op_n(SLA, L)
409      SLA_T : `SHIFTER_op_n(SLA, T)

410
411      SWAP_A : `SHIFTER_op_n(SWAP, A)
412      SWAP_B : `SHIFTER_op_n(SWAP, B)
413      SWAP_C : `SHIFTER_op_n(SWAP, C)
414      SWAP_D : `SHIFTER_op_n(SWAP, D)
415      SWAP_E : `SHIFTER_op_n(SWAP, E)
416      SWAP_H : `SHIFTER_op_n(SWAP, H)
417      SWAP_L : `SHIFTER_op_n(SWAP, L)
418      SWAP_T : `SHIFTER_op_n(SWAP, T)

419
420      SRL_A : `SHIFTER_op_n(SRL, A)

```

```

421           SRL_B : `SHIFTER_op_n(SRL, B)
422           SRL_C : `SHIFTER_op_n(SRL, C)
423           SRL_D : `SHIFTER_op_n(SRL, D)
424           SRL_E : `SHIFTER_op_n(SRL, E)
425           SRL_H : `SHIFTER_op_n(SRL, H)
426           SRL_L : `SHIFTER_op_n(SRL, L)
427           SRL_T : `SHIFTER_op_n(SRL, T)
428
429
430
431           ADD_AA: `ALU_A_op_n(ADD, A)
432           ADD_AB: `ALU_A_op_n(ADD, B)
433           ADD_AC: `ALU_A_op_n(ADD, C)
434           ADD_AD: `ALU_A_op_n(ADD, D)
435           ADD_AE: `ALU_A_op_n(ADD, E)
436           ADD_AH: `ALU_A_op_n(ADD, H)
437           ADD_AL: `ALU_A_op_n(ADD, L)
438           ADD_AT: `ALU_A_op_n(ADD, T)
439           ADD_AHL: `ALU_A_op_Data_in(ADD)
440
441           ADD_SPT: `ADD_SPT
442
443           ADC_AA: `ALU_A_op_n(ADC, A)
444           ADC_AB: `ALU_A_op_n(ADC, B)
445           ADC_AC: `ALU_A_op_n(ADC, C)
446           ADC_AD: `ALU_A_op_n(ADC, D)
447           ADC_AE: `ALU_A_op_n(ADC, E)
448           ADC_AH: `ALU_A_op_n(ADC, H)
449           ADC_AL: `ALU_A_op_n(ADC, L)
450           ADC_AT: `ALU_A_op_n(ADC, T)
451           ADC_AHL: `ALU_A_op_Data_in(ADC)
452
453           SUB_AA: `ALU_A_op_n(SUB, A)

```

```

454      SUB_AB: `ALU_A_op_n(SUB, B)
455      SUB_AC: `ALU_A_op_n(SUB, C)
456      SUB_AD: `ALU_A_op_n(SUB, D)
457      SUB_AE: `ALU_A_op_n(SUB, E)
458      SUB_AH: `ALU_A_op_n(SUB, H)
459      SUB_AL: `ALU_A_op_n(SUB, L)
460      SUB_AT: `ALU_A_op_n(SUB, T)
461      SUB_AHL: `ALU_A_op_Data_in(SUB)

462

463      SBC_AA: `ALU_A_op_n(SBC, A)
464      SBC_AB: `ALU_A_op_n(SBC, B)
465      SBC_AC: `ALU_A_op_n(SBC, C)
466      SBC_AD: `ALU_A_op_n(SBC, D)
467      SBC_AE: `ALU_A_op_n(SBC, E)
468      SBC_AH: `ALU_A_op_n(SBC, H)
469      SBC_AL: `ALU_A_op_n(SBC, L)
470      SBC_AT: `ALU_A_op_n(SBC, T)
471      SBC_AHL: `ALU_A_op_Data_in(SBC)

472

473      AND_AA: `ALU_A_op_n(AND, A)
474      AND_AB: `ALU_A_op_n(AND, B)
475      AND_AC: `ALU_A_op_n(AND, C)
476      AND_AD: `ALU_A_op_n(AND, D)
477      AND_AE: `ALU_A_op_n(AND, E)
478      AND_AH: `ALU_A_op_n(AND, H)
479      AND_AL: `ALU_A_op_n(AND, L)
480      AND_AT: `ALU_A_op_n(AND, T)
481      AND_AHL: `ALU_A_op_Data_in(AND)

482

483      XOR_AA: `ALU_A_op_n(XOR, A)
484      XOR_AB: `ALU_A_op_n(XOR, B)
485      XOR_AC: `ALU_A_op_n(XOR, C)
486      XOR_AD: `ALU_A_op_n(XOR, D)

```

```

487     XOR_AE: `ALU_A_op_n(XOR, E)
488     XOR_AH: `ALU_A_op_n(XOR, H)
489     XOR_AL: `ALU_A_op_n(XOR, L)
490     XOR_AT: `ALU_A_op_n(XOR, T)
491     XOR_AHL: `ALU_A_op_Data_in(XOR)

492
493     OR_AA: `ALU_A_op_n(OR, A)
494     OR_AB: `ALU_A_op_n(OR, B)
495     OR_AC: `ALU_A_op_n(OR, C)
496     OR_AD: `ALU_A_op_n(OR, D)
497     OR_AE: `ALU_A_op_n(OR, E)
498     OR_AH: `ALU_A_op_n(OR, H)
499     OR_AL: `ALU_A_op_n(OR, L)
500     OR_AT: `ALU_A_op_n(OR, T)
501     OR_AHL: `ALU_A_op_Data_in(OR)

502
503     CP_AA: `ALU_op_n(CP, A)
504     CP_AB: `ALU_op_n(CP, B)
505     CP_AC: `ALU_op_n(CP, C)
506     CP_AD: `ALU_op_n(CP, D)
507     CP_AE: `ALU_op_n(CP, E)
508     CP_AH: `ALU_op_n(CP, H)
509     CP_AL: `ALU_op_n(CP, L)
510     CP_AT: `ALU_op_n(CP, T)
511     CP_AHL: `ALU_op_Data_in(CP)

512
513     ADD_LC: `ADDL_n(C)
514     ADD_LE: `ADDL_n(E)
515     ADD_LL: `ADDL_n(L)
516     ADD_LSP1: `ADDL_n(SP1)
517     ADC_HB: `ADCH_n(B)
518     ADC_HD: `ADCH_n(D)
519     ADC_HH: `ADCH_n(H)

```

```

520         ADC_HSPh: `ADCH_n(SPh)
521
522         DAA: `DAA
523
524         CPL: begin CPU_REG_NEXT.A = CPU_REG.A ^ 8'hFF;
525             CPU_REG_NEXT.F = CPU_REG.F | 8'b0110_0000; end// invert all bits in A
526             SCF: CPU_REG_NEXT.F = {CPU_REG.F[7], 3'b001, CPU_REG.F[3:0]}; // set carry flag
527             CCF: CPU_REG_NEXT.F = {CPU_REG.F[7], 2'b00, ~CPU_REG.F[4], CPU_REG.F[3:0]}; // compliment carry flag
528
529         JP_R8: CPU_REG_NEXT.PC = `DO_JPR8;
530         JP_NZR8 : CPU_REG_NEXT.PC = CPU_REG.F[7] ? CPU_REG.PC :
531             `DO_JPR8;
532         JP_ZR8 : CPU_REG_NEXT.PC = CPU_REG.F[7] ? `DO_JPR8 :
533             CPU_REG.PC;
534         JP_NCR8 : CPU_REG_NEXT.PC = CPU_REG.F[4] ? CPU_REG.PC :
535             `DO_JPR8;
536         JP_CR8 : CPU_REG_NEXT.PC = CPU_REG.F[4] ? `DO_JPR8 :
537             CPU_REG.PC;
538
539         JP_TX : CPU_REG_NEXT.PC = {CPU_REG.T, CPU_REG.X};
540         JP_Z_TX : CPU_REG_NEXT.PC = CPU_REG.F[7] ? {CPU_REG.T,
541             CPU_REG.X} : CPU_REG.PC ;
542         JP_NZ_TX : CPU_REG_NEXT.PC = CPU_REG.F[7] ? CPU_REG.PC : {
543             CPU_REG.T, CPU_REG.X};
544         JP_C_TX : CPU_REG_NEXT.PC = CPU_REG.F[4] ? {CPU_REG.T,
545             CPU_REG.X} : CPU_REG.PC ;
546         JP_NC_TX : CPU_REG_NEXT.PC = CPU_REG.F[4] ? CPU_REG.PC : {
547             CPU_REG.T, CPU_REG.X};
548
549         RST_00 : CPU_REG_NEXT.PC = {8'h00, 8'h00};
550         RST_08 : CPU_REG_NEXT.PC = {8'h00, 8'h08};
551         RST_10 : CPU_REG_NEXT.PC = {8'h00, 8'h10};

```

```

542      RST_18 : CPU_REG_NEXT.PC = {8'h00, 8'h18};
543      RST_20 : CPU_REG_NEXT.PC = {8'h00, 8'h20};
544      RST_28 : CPU_REG_NEXT.PC = {8'h00, 8'h28};
545      RST_30 : CPU_REG_NEXT.PC = {8'h00, 8'h30};
546      RST_38 : CPU_REG_NEXT.PC = {8'h00, 8'h38};
547      RST_40 : CPU_REG_NEXT.PC = {8'h00, 8'h40};
548      RST_48 : CPU_REG_NEXT.PC = {8'h00, 8'h48};
549      RST_50 : CPU_REG_NEXT.PC = {8'h00, 8'h50};
550      RST_58 : CPU_REG_NEXT.PC = {8'h00, 8'h58};
551      RST_60 : CPU_REG_NEXT.PC = {8'h00, 8'h60};

552
553      BIT0_A: `ALU_BIT_b_n(0, A)
554      BIT1_A: `ALU_BIT_b_n(1, A)
555      BIT2_A: `ALU_BIT_b_n(2, A)
556      BIT3_A: `ALU_BIT_b_n(3, A)
557      BIT4_A: `ALU_BIT_b_n(4, A)
558      BIT5_A: `ALU_BIT_b_n(5, A)
559      BIT6_A: `ALU_BIT_b_n(6, A)
560      BIT7_A: `ALU_BIT_b_n(7, A)

561
562      BIT0_B: `ALU_BIT_b_n(0, B)
563      BIT1_B: `ALU_BIT_b_n(1, B)
564      BIT2_B: `ALU_BIT_b_n(2, B)
565      BIT3_B: `ALU_BIT_b_n(3, B)
566      BIT4_B: `ALU_BIT_b_n(4, B)
567      BIT5_B: `ALU_BIT_b_n(5, B)
568      BIT6_B: `ALU_BIT_b_n(6, B)
569      BIT7_B: `ALU_BIT_b_n(7, B)

570
571      BIT0_C: `ALU_BIT_b_n(0, C)
572      BIT1_C: `ALU_BIT_b_n(1, C)
573      BIT2_C: `ALU_BIT_b_n(2, C)
574      BIT3_C: `ALU_BIT_b_n(3, C)

```

```

575      BIT4_C: `ALU_BIT_b_n(4, C)
576      BIT5_C: `ALU_BIT_b_n(5, C)
577      BIT6_C: `ALU_BIT_b_n(6, C)
578      BIT7_C: `ALU_BIT_b_n(7, C)

579
580      BIT0_D: `ALU_BIT_b_n(0, D)
581      BIT1_D: `ALU_BIT_b_n(1, D)
582      BIT2_D: `ALU_BIT_b_n(2, D)
583      BIT3_D: `ALU_BIT_b_n(3, D)
584      BIT4_D: `ALU_BIT_b_n(4, D)
585      BIT5_D: `ALU_BIT_b_n(5, D)
586      BIT6_D: `ALU_BIT_b_n(6, D)
587      BIT7_D: `ALU_BIT_b_n(7, D)

588
589      BIT0_E: `ALU_BIT_b_n(0, E)
590      BIT1_E: `ALU_BIT_b_n(1, E)
591      BIT2_E: `ALU_BIT_b_n(2, E)
592      BIT3_E: `ALU_BIT_b_n(3, E)
593      BIT4_E: `ALU_BIT_b_n(4, E)
594      BIT5_E: `ALU_BIT_b_n(5, E)
595      BIT6_E: `ALU_BIT_b_n(6, E)
596      BIT7_E: `ALU_BIT_b_n(7, E)

597
598      BIT0_H: `ALU_BIT_b_n(0, H)
599      BIT1_H: `ALU_BIT_b_n(1, H)
600      BIT2_H: `ALU_BIT_b_n(2, H)
601      BIT3_H: `ALU_BIT_b_n(3, H)
602      BIT4_H: `ALU_BIT_b_n(4, H)
603      BIT5_H: `ALU_BIT_b_n(5, H)
604      BIT6_H: `ALU_BIT_b_n(6, H)
605      BIT7_H: `ALU_BIT_b_n(7, H)

606
607      BIT0_L: `ALU_BIT_b_n(0, L)

```

```

608      BIT1_L: `ALU_BIT_b_n(1, L)
609      BIT2_L: `ALU_BIT_b_n(2, L)
610      BIT3_L: `ALU_BIT_b_n(3, L)
611      BIT4_L: `ALU_BIT_b_n(4, L)
612      BIT5_L: `ALU_BIT_b_n(5, L)
613      BIT6_L: `ALU_BIT_b_n(6, L)
614      BIT7_L: `ALU_BIT_b_n(7, L)
615
616      BIT0_T: `ALU_BIT_b_n(0, T)
617      BIT1_T: `ALU_BIT_b_n(1, T)
618      BIT2_T: `ALU_BIT_b_n(2, T)
619      BIT3_T: `ALU_BIT_b_n(3, T)
620      BIT4_T: `ALU_BIT_b_n(4, T)
621      BIT5_T: `ALU_BIT_b_n(5, T)
622      BIT6_T: `ALU_BIT_b_n(6, T)
623      BIT7_T: `ALU_BIT_b_n(7, T)
624
625      RES0_A: `ALU_SETRST_op_b_n(RES, 0, A)
626      RES1_A: `ALU_SETRST_op_b_n(RES, 1, A)
627      RES2_A: `ALU_SETRST_op_b_n(RES, 2, A)
628      RES3_A: `ALU_SETRST_op_b_n(RES, 3, A)
629      RES4_A: `ALU_SETRST_op_b_n(RES, 4, A)
630      RES5_A: `ALU_SETRST_op_b_n(RES, 5, A)
631      RES6_A: `ALU_SETRST_op_b_n(RES, 6, A)
632      RES7_A: `ALU_SETRST_op_b_n(RES, 7, A)
633
634      RES0_B: `ALU_SETRST_op_b_n(RES, 0, B)
635      RES1_B: `ALU_SETRST_op_b_n(RES, 1, B)
636      RES2_B: `ALU_SETRST_op_b_n(RES, 2, B)
637      RES3_B: `ALU_SETRST_op_b_n(RES, 3, B)
638      RES4_B: `ALU_SETRST_op_b_n(RES, 4, B)
639      RES5_B: `ALU_SETRST_op_b_n(RES, 5, B)
640      RES6_B: `ALU_SETRST_op_b_n(RES, 6, B)

```

```

641      RES7_B: `ALU_SETRST_op_b_n(RES , 7, B)
642
643      RES0_C: `ALU_SETRST_op_b_n(RES , 0, C)
644      RES1_C: `ALU_SETRST_op_b_n(RES , 1, C)
645      RES2_C: `ALU_SETRST_op_b_n(RES , 2, C)
646      RES3_C: `ALU_SETRST_op_b_n(RES , 3, C)
647      RES4_C: `ALU_SETRST_op_b_n(RES , 4, C)
648      RES5_C: `ALU_SETRST_op_b_n(RES , 5, C)
649      RES6_C: `ALU_SETRST_op_b_n(RES , 6, C)
650      RES7_C: `ALU_SETRST_op_b_n(RES , 7, C)
651
652      RES0_D: `ALU_SETRST_op_b_n(RES , 0, D)
653      RES1_D: `ALU_SETRST_op_b_n(RES , 1, D)
654      RES2_D: `ALU_SETRST_op_b_n(RES , 2, D)
655      RES3_D: `ALU_SETRST_op_b_n(RES , 3, D)
656      RES4_D: `ALU_SETRST_op_b_n(RES , 4, D)
657      RES5_D: `ALU_SETRST_op_b_n(RES , 5, D)
658      RES6_D: `ALU_SETRST_op_b_n(RES , 6, D)
659      RES7_D: `ALU_SETRST_op_b_n(RES , 7, D)
660
661      RES0_E: `ALU_SETRST_op_b_n(RES , 0, E)
662      RES1_E: `ALU_SETRST_op_b_n(RES , 1, E)
663      RES2_E: `ALU_SETRST_op_b_n(RES , 2, E)
664      RES3_E: `ALU_SETRST_op_b_n(RES , 3, E)
665      RES4_E: `ALU_SETRST_op_b_n(RES , 4, E)
666      RES5_E: `ALU_SETRST_op_b_n(RES , 5, E)
667      RES6_E: `ALU_SETRST_op_b_n(RES , 6, E)
668      RES7_E: `ALU_SETRST_op_b_n(RES , 7, E)
669
670      RES0_H: `ALU_SETRST_op_b_n(RES , 0, H)
671      RES1_H: `ALU_SETRST_op_b_n(RES , 1, H)
672      RES2_H: `ALU_SETRST_op_b_n(RES , 2, H)
673      RES3_H: `ALU_SETRST_op_b_n(RES , 3, H)

```

```

674      RES4_H: `ALU_SETRST_op_b_n(RES, 4, H)
675      RES5_H: `ALU_SETRST_op_b_n(RES, 5, H)
676      RES6_H: `ALU_SETRST_op_b_n(RES, 6, H)
677      RES7_H: `ALU_SETRST_op_b_n(RES, 7, H)

678
679      RES0_L: `ALU_SETRST_op_b_n(RES, 0, L)
680      RES1_L: `ALU_SETRST_op_b_n(RES, 1, L)
681      RES2_L: `ALU_SETRST_op_b_n(RES, 2, L)
682      RES3_L: `ALU_SETRST_op_b_n(RES, 3, L)
683      RES4_L: `ALU_SETRST_op_b_n(RES, 4, L)
684      RES5_L: `ALU_SETRST_op_b_n(RES, 5, L)
685      RES6_L: `ALU_SETRST_op_b_n(RES, 6, L)
686      RES7_L: `ALU_SETRST_op_b_n(RES, 7, L)

687
688      RES0_T: `ALU_SETRST_op_b_n(RES, 0, T)
689      RES1_T: `ALU_SETRST_op_b_n(RES, 1, T)
690      RES2_T: `ALU_SETRST_op_b_n(RES, 2, T)
691      RES3_T: `ALU_SETRST_op_b_n(RES, 3, T)
692      RES4_T: `ALU_SETRST_op_b_n(RES, 4, T)
693      RES5_T: `ALU_SETRST_op_b_n(RES, 5, T)
694      RES6_T: `ALU_SETRST_op_b_n(RES, 6, T)
695      RES7_T: `ALU_SETRST_op_b_n(RES, 7, T)

696
697      SET0_A: `ALU_SETRST_op_b_n(SET, 0, A)
698      SET1_A: `ALU_SETRST_op_b_n(SET, 1, A)
699      SET2_A: `ALU_SETRST_op_b_n(SET, 2, A)
700      SET3_A: `ALU_SETRST_op_b_n(SET, 3, A)
701      SET4_A: `ALU_SETRST_op_b_n(SET, 4, A)
702      SET5_A: `ALU_SETRST_op_b_n(SET, 5, A)
703      SET6_A: `ALU_SETRST_op_b_n(SET, 6, A)
704      SET7_A: `ALU_SETRST_op_b_n(SET, 7, A)

705
706      SET0_B: `ALU_SETRST_op_b_n(SET, 0, B)

```

```

707      SET1_B: `ALU_SETRST_op_b_n(SET, 1, B)
708      SET2_B: `ALU_SETRST_op_b_n(SET, 2, B)
709      SET3_B: `ALU_SETRST_op_b_n(SET, 3, B)
710      SET4_B: `ALU_SETRST_op_b_n(SET, 4, B)
711      SET5_B: `ALU_SETRST_op_b_n(SET, 5, B)
712      SET6_B: `ALU_SETRST_op_b_n(SET, 6, B)
713      SET7_B: `ALU_SETRST_op_b_n(SET, 7, B)

714
715      SET0_C: `ALU_SETRST_op_b_n(SET, 0, C)
716      SET1_C: `ALU_SETRST_op_b_n(SET, 1, C)
717      SET2_C: `ALU_SETRST_op_b_n(SET, 2, C)
718      SET3_C: `ALU_SETRST_op_b_n(SET, 3, C)
719      SET4_C: `ALU_SETRST_op_b_n(SET, 4, C)
720      SET5_C: `ALU_SETRST_op_b_n(SET, 5, C)
721      SET6_C: `ALU_SETRST_op_b_n(SET, 6, C)
722      SET7_C: `ALU_SETRST_op_b_n(SET, 7, C)

723
724      SET0_D: `ALU_SETRST_op_b_n(SET, 0, D)
725      SET1_D: `ALU_SETRST_op_b_n(SET, 1, D)
726      SET2_D: `ALU_SETRST_op_b_n(SET, 2, D)
727      SET3_D: `ALU_SETRST_op_b_n(SET, 3, D)
728      SET4_D: `ALU_SETRST_op_b_n(SET, 4, D)
729      SET5_D: `ALU_SETRST_op_b_n(SET, 5, D)
730      SET6_D: `ALU_SETRST_op_b_n(SET, 6, D)
731      SET7_D: `ALU_SETRST_op_b_n(SET, 7, D)

732
733      SET0_E: `ALU_SETRST_op_b_n(SET, 0, E)
734      SET1_E: `ALU_SETRST_op_b_n(SET, 1, E)
735      SET2_E: `ALU_SETRST_op_b_n(SET, 2, E)
736      SET3_E: `ALU_SETRST_op_b_n(SET, 3, E)
737      SET4_E: `ALU_SETRST_op_b_n(SET, 4, E)
738      SET5_E: `ALU_SETRST_op_b_n(SET, 5, E)
739      SET6_E: `ALU_SETRST_op_b_n(SET, 6, E)

```

```

740      SET7_E: `ALU_SETRST_op_b_n(SET, 7, E)
741
742      SET0_H: `ALU_SETRST_op_b_n(SET, 0, H)
743      SET1_H: `ALU_SETRST_op_b_n(SET, 1, H)
744      SET2_H: `ALU_SETRST_op_b_n(SET, 2, H)
745      SET3_H: `ALU_SETRST_op_b_n(SET, 3, H)
746      SET4_H: `ALU_SETRST_op_b_n(SET, 4, H)
747      SET5_H: `ALU_SETRST_op_b_n(SET, 5, H)
748      SET6_H: `ALU_SETRST_op_b_n(SET, 6, H)
749      SET7_H: `ALU_SETRST_op_b_n(SET, 7, H)

750
751      SET0_L: `ALU_SETRST_op_b_n(SET, 0, L)
752      SET1_L: `ALU_SETRST_op_b_n(SET, 1, L)
753      SET2_L: `ALU_SETRST_op_b_n(SET, 2, L)
754      SET3_L: `ALU_SETRST_op_b_n(SET, 3, L)
755      SET4_L: `ALU_SETRST_op_b_n(SET, 4, L)
756      SET5_L: `ALU_SETRST_op_b_n(SET, 5, L)
757      SET6_L: `ALU_SETRST_op_b_n(SET, 6, L)
758      SET7_L: `ALU_SETRST_op_b_n(SET, 7, L)

759
760      SET0_T: `ALU_SETRST_op_b_n(SET, 0, T)
761      SET1_T: `ALU_SETRST_op_b_n(SET, 1, T)
762      SET2_T: `ALU_SETRST_op_b_n(SET, 2, T)
763      SET3_T: `ALU_SETRST_op_b_n(SET, 3, T)
764      SET4_T: `ALU_SETRST_op_b_n(SET, 4, T)
765      SET5_T: `ALU_SETRST_op_b_n(SET, 5, T)
766      SET6_T: `ALU_SETRST_op_b_n(SET, 6, T)
767      SET7_T: `ALU_SETRST_op_b_n(SET, 7, T)

768
769      EI: IME_NEXT = 1;
770
771      RST_IF:
772      begin

```

```

773         DATA_out = DATA_in;
774
775         for (int i = 0; i < 5; i++)
776
777             begin
778
779                 if (INTQ_INT[i])
780
781                     begin
782
783                         DATA_out[i] = 0;
784
785                         break;
786
787                     end
788
789             end
790
791
792             default: ;
793
794
795         endcase
796
797         // Patch
798
799         if ((INST == 8'hC1 || INST == 8'hD1 || INST == 8'hE1 || INST
800
801 == 8'hF1) && !isCB && !isINT && cur_risc_num == 4)
802
803             `INC_nn(SPh, SP1)
804
805
806         if ((RISC_OPCODE[cur_risc_num] == RLC_A || RISC_OPCODE[
807
808 cur_risc_num] == RL_A ||
809
810             RISC_OPCODE[cur_risc_num] == RRC_A || RISC_OPCODE[
811
812 cur_risc_num] == RR_A) && !isCB && !isINT)
813
814             begin
815
816                 CPU_REG_NEXT.F = ALU_STATUS & 8'b0001_1111;
817
818             end
819
820
821         if ((INST == 8'h09 || INST == 8'h19 || INST == 8'h29 || INST
822
823 == 8'h39) && !isCB && !isINT)
824
825             begin
826
827                 CPU_REG_NEXT.F = (ALU_STATUS & 8'b0111_1111) | (CPU_REG.F
828
829 & 8'b1000_0000); // Dont change Zero Flag
830
831             end

```

```

801
802     CPU_REG_NEXT.F = CPU_REG_NEXT.F & 8'b1111_0000;
803
804     if (CPU_STATE_NEXT == CPU_IF) ADDR_NEXT = CPU_REG_NEXT.PC; //  

When PC is update at the last cycle, ADDR won't change in time, fix  

this
805     end
806
807     endcase
808 end
809
810
811 endmodule
812
813
814 module GB_Z80_DECODER
815 (
816     input logic [7:0] CPU_OPCODE,
817     input logic [4:0] INTQ,
818     input logic isCB,
819     input logic isINT,
820     input logic [7:0] FLAG,
821     output GB_Z80_RISC_OPCODE RISC_OPCODE[0:10],
822     output logic [5:0] NUM_Tcnt, // How many RISC opcodes in total (1-5)
823     output logic isPCMEM [0:10]
824 );
825
826 always_comb
827 begin
828
829 for (int i = 0; i <= 10; i++)
830 begin
831     RISC_OPCODE[i] = NOP;

```

```

832     isPCMEM[i] = 0;
833 end
834
835 NUM_Tcnt = 6'd4;
836
837 if (!isINT)
838 begin
839 unique case ( {isCB, CPU_OPCODE} )
840     9'h000: RISC_OPCODE[0] = NOP;
841     9'h001: `DECODER_LDnn_d16(B, C)
842     9'h002: `DECODER_LDnn_A(BC)
843     9'h003: `DECODER_INC_nn(BC)
844     9'h004: RISC_OPCODE[0] = INC_B;
845     9'h005: RISC_OPCODE[0] = DEC_B;
846     9'h006: `DECODER_LDn_d8(B)
847     9'h007: RISC_OPCODE[0] = RLC_A;
848     9'h008: `DECODER_LD_a16_SP
849     9'h009: `DECODER_ADDHL_nn(B, C)
850     9'h00A: `DECODER_LDA_nn(BC)
851     9'h00B: `DECODER_DEC_nn(BC)
852     9'h00C: RISC_OPCODE[0] = INC_C;
853     9'h00D: RISC_OPCODE[0] = DEC_C;
854     9'h00E: `DECODER_LDn_d8(C)
855     9'h00F: RISC_OPCODE[0] = RRC_A;
856     9'h010: // STOP 0
857 begin
858     RISC_OPCODE[0] = NOP; // STOP not implemented yet
859 end
860     9'h011: `DECODER_LDnn_d16(D, E)
861     9'h012: `DECODER_LDnn_A(DE)
862     9'h013: `DECODER_INC_nn(DE)
863     9'h014: RISC_OPCODE[0] = INC_D;
864     9'h015: RISC_OPCODE[0] = DEC_D;

```

```

865      9'h016: `DECODER_LDn_d8(D)
866      9'h017: RISC_OPCODE[0] = RL_A;
867      9'h018: // JR r8
868
869      begin
870          RISC_OPCODE[2] = JP_R8;
871          NUM_Tcnt = 6'd12;
872
873      end
874
875      9'h019: `DECODER_ADDHL_nn(D, E)
876      9'h01A: `DECODER_LDA_nn(DE)
877      9'h01B: `DECODER_DEC_nn(DE)
878      9'h01C: RISC_OPCODE[0] = INC_E;
879      9'h01D: RISC_OPCODE[0] = DEC_E;
880
881      9'h01E: `DECODER_LDn_d8(E)
882      9'h01F: RISC_OPCODE[0] = RR_A;
883
884      9'h020: // JR NZ,r8
885
886      begin
887          RISC_OPCODE[2] = JP_NZR8;
888          NUM_Tcnt = FLAG[7] ? 6'd8 : 6'd12;
889
890      end
891
892      9'h021: `DECODER_LDnn_d16(H, L)
893      9'h022: `DECODER_LD_HL_INC_A
894      9'h023: `DECODER_INC_nn(HL)
895      9'h024: RISC_OPCODE[0] = INC_H;
896      9'h025: RISC_OPCODE[0] = DEC_H;
897      9'h026: `DECODER_LDn_d8(H)
898      9'h027: RISC_OPCODE[0] = DAA;
899
900      9'h028: // JR Z,r8
901
902      begin
903          RISC_OPCODE[2] = JP_ZR8;
904          NUM_Tcnt = FLAG[7] ? 6'd12 : 6'd8;
905
906      end
907
908      9'h029: `DECODER_ADDHL_nn(H, L)
909      9'h02A: `DECODER_LD_A_HL_INC

```

```

898 9'h02B: `DECODER_DEC_nn(HL)
899 9'h02C: RISC_OPCODE[0] = INC_L;
900 9'h02D: RISC_OPCODE[0] = DEC_L;
901 9'h02E: `DECODER_LDn_d8(L)
902 9'h02F: RISC_OPCODE[0] = CPL;
903 9'h030:
904 begin
905     RISC_OPCODE[2] = JP_NCR8;
906     NUM_Tcnt = FLAG[4] ? 6'd8 : 6'd12;
907 end
908 9'h031: `DECODER_LDnn_d16(SPh, SP1)
909 9'h032: `DECODER_LD_HL_DEC_A
910 9'h033: `DECODER_INC_nn(SP)
911 9'h034: `DECODER_INC_MEM_HL
912 9'h035: `DECODER_DEC_MEM_HL
913 9'h036: `DECODER_LD_MEM_HL_d8
914 9'h037: RISC_OPCODE[0] = SCF;
915 9'h038:
916 begin
917     RISC_OPCODE[2] = JP_CR8;
918     NUM_Tcnt = FLAG[4] ? 6'd12 : 6'd8;
919 end
920 9'h039: `DECODER_ADDHL_nn(SPh, SP1)
921 9'h03A: `DECODER_LD_A_HL_DEC
922 9'h03B: `DECODER_DEC_nn(SP)
923 9'h03C: RISC_OPCODE[0] = INC_A;
924 9'h03D: RISC_OPCODE[0] = DEC_A;
925 9'h03E: `DECODER_LDn_d8(A)
926 9'h03F: RISC_OPCODE[0] = CCF;
927 9'h040: RISC_OPCODE[0] = LD_BB;
928 9'h041: RISC_OPCODE[0] = LD_BC;
929 9'h042: RISC_OPCODE[0] = LD_BD;
930 9'h043: RISC_OPCODE[0] = LD_BE;

```

```

931      9'h044: RISC_OPCODE[0] = LD_BH;
932      9'h045: RISC_OPCODE[0] = LD_BL;
933      9'h046: `DECODER_LD_n_MEM_HL(B)
934      9'h047: RISC_OPCODE[0] = LD_BA;
935      9'h048: RISC_OPCODE[0] = LD_CB;
936      9'h049: RISC_OPCODE[0] = LD_CC;
937      9'h04A: RISC_OPCODE[0] = LD_CD;
938      9'h04B: RISC_OPCODE[0] = LD_CE;
939      9'h04C: RISC_OPCODE[0] = LD_CH;
940      9'h04D: RISC_OPCODE[0] = LD_CL;
941      9'h04E: `DECODER_LD_n_MEM_HL(C)
942      9'h04F: RISC_OPCODE[0] = LD_CA;
943      9'h050: RISC_OPCODE[0] = LD_DB;
944      9'h051: RISC_OPCODE[0] = LD_DC;
945      9'h052: RISC_OPCODE[0] = LD_DD;
946      9'h053: RISC_OPCODE[0] = LD_DE;
947      9'h054: RISC_OPCODE[0] = LD_DH;
948      9'h055: RISC_OPCODE[0] = LD_DL;
949      9'h056: `DECODER_LD_n_MEM_HL(D)
950      9'h057: RISC_OPCODE[0] = LD_DA;
951      9'h058: RISC_OPCODE[0] = LD_EB;
952      9'h059: RISC_OPCODE[0] = LD_EC;
953      9'h05A: RISC_OPCODE[0] = LD_ED;
954      9'h05B: RISC_OPCODE[0] = LD_EE;
955      9'h05C: RISC_OPCODE[0] = LD_EH;
956      9'h05D: RISC_OPCODE[0] = LD_EL;
957      9'h05E: `DECODER_LD_n_MEM_HL(E)
958      9'h05F: RISC_OPCODE[0] = LD_EA;
959      9'h060: RISC_OPCODE[0] = LD_HB;
960      9'h061: RISC_OPCODE[0] = LD_HC;
961      9'h062: RISC_OPCODE[0] = LD_HD;
962      9'h063: RISC_OPCODE[0] = LD_HE;
963      9'h064: RISC_OPCODE[0] = LD_HH;

```

```

964      9'h065: RISC_OPCODE[0] = LD_HL;
965      9'h066: `DECODER_LD_n_MEM_HL(H)
966      9'h067: RISC_OPCODE[0] = LD_HA;
967      9'h068: RISC_OPCODE[0] = LD_LB;
968      9'h069: RISC_OPCODE[0] = LD_LC;
969      9'h06A: RISC_OPCODE[0] = LD_LD;
970      9'h06B: RISC_OPCODE[0] = LD_LE;
971      9'h06C: RISC_OPCODE[0] = LD_LH;
972      9'h06D: RISC_OPCODE[0] = LD_LL;
973      9'h06E: `DECODER_LD_n_MEM_HL(L)
974      9'h06F: RISC_OPCODE[0] = LD_LA;
975      9'h070: `DECODER_LD_MEM_HL_n(B)
976      9'h071: `DECODER_LD_MEM_HL_n(C)
977      9'h072: `DECODER_LD_MEM_HL_n(D)
978      9'h073: `DECODER_LD_MEM_HL_n(E)
979      9'h074: `DECODER_LD_MEM_HL_n(H)
980      9'h075: `DECODER_LD_MEM_HL_n(L)
981      9'h076: RISC_OPCODE[0] = HALT;
982      9'h077: `DECODER_LD_MEM_HL_n(A)
983      9'h078: RISC_OPCODE[0] = LD_AB;
984      9'h079: RISC_OPCODE[0] = LD_AC;
985      9'h07A: RISC_OPCODE[0] = LD_AD;
986      9'h07B: RISC_OPCODE[0] = LD_AE;
987      9'h07C: RISC_OPCODE[0] = LD_AH;
988      9'h07D: RISC_OPCODE[0] = LD_AL;
989      9'h07E: `DECODER_LD_n_MEM_HL(A)
990      9'h07F: RISC_OPCODE[0] = LD_AA;
991      9'h080: `DECODER_ALU_op_n(ADD, B)
992      9'h081: `DECODER_ALU_op_n(ADD, C)
993      9'h082: `DECODER_ALU_op_n(ADD, D)
994      9'h083: `DECODER_ALU_op_n(ADD, E)
995      9'h084: `DECODER_ALU_op_n(ADD, H)
996      9'h085: `DECODER_ALU_op_n(ADD, L)

```

```

997 9'h086: `DECODER_ALU_op_MEM_HL(ADD)
998 9'h087: `DECODER_ALU_op_n(ADD, A)
999 9'h088: `DECODER_ALU_op_n(ADC, B)
1000 9'h089: `DECODER_ALU_op_n(ADC, C)
1001 9'h08A: `DECODER_ALU_op_n(ADC, D)
1002 9'h08B: `DECODER_ALU_op_n(ADC, E)
1003 9'h08C: `DECODER_ALU_op_n(ADC, H)
1004 9'h08D: `DECODER_ALU_op_n(ADC, L)
1005 9'h08E: `DECODER_ALU_op_MEM_HL(ADC)
1006 9'h08F: `DECODER_ALU_op_n(ADC, A)
1007 9'h090: `DECODER_ALU_op_n(SUB, B)
1008 9'h091: `DECODER_ALU_op_n(SUB, C)
1009 9'h092: `DECODER_ALU_op_n(SUB, D)
1010 9'h093: `DECODER_ALU_op_n(SUB, E)
1011 9'h094: `DECODER_ALU_op_n(SUB, H)
1012 9'h095: `DECODER_ALU_op_n(SUB, L)
1013 9'h096: `DECODER_ALU_op_MEM_HL(SUB)
1014 9'h097: `DECODER_ALU_op_n(SUB, A)
1015 9'h098: `DECODER_ALU_op_n(SBC, B)
1016 9'h099: `DECODER_ALU_op_n(SBC, C)
1017 9'h09A: `DECODER_ALU_op_n(SBC, D)
1018 9'h09B: `DECODER_ALU_op_n(SBC, E)
1019 9'h09C: `DECODER_ALU_op_n(SBC, H)
1020 9'h09D: `DECODER_ALU_op_n(SBC, L)
1021 9'h09E: `DECODER_ALU_op_MEM_HL(SBC)
1022 9'h09F: `DECODER_ALU_op_n(SBC, A)
1023 9'h0A0: `DECODER_ALU_op_n(AND, B)
1024 9'h0A1: `DECODER_ALU_op_n(AND, C)
1025 9'h0A2: `DECODER_ALU_op_n(AND, D)
1026 9'h0A3: `DECODER_ALU_op_n(AND, E)
1027 9'h0A4: `DECODER_ALU_op_n(AND, H)
1028 9'h0A5: `DECODER_ALU_op_n(AND, L)
1029 9'h0A6: `DECODER_ALU_op_MEM_HL(AND)

```

```

1030 9'h0A7: `DECODER_ALU_op_n(AND, A)
1031 9'h0A8: `DECODER_ALU_op_n(XOR, B)
1032 9'h0A9: `DECODER_ALU_op_n(XOR, C)
1033 9'h0AA: `DECODER_ALU_op_n(XOR, D)
1034 9'h0AB: `DECODER_ALU_op_n(XOR, E)
1035 9'h0AC: `DECODER_ALU_op_n(XOR, H)
1036 9'h0AD: `DECODER_ALU_op_n(XOR, L)
1037 9'h0AE: `DECODER_ALU_op_MEM_HL(XOR)
1038 9'h0AF: `DECODER_ALU_op_n(XOR, A)
1039 9'h0B0: `DECODER_ALU_op_n(OR, B)
1040 9'h0B1: `DECODER_ALU_op_n(OR, C)
1041 9'h0B2: `DECODER_ALU_op_n(OR, D)
1042 9'h0B3: `DECODER_ALU_op_n(OR, E)
1043 9'h0B4: `DECODER_ALU_op_n(OR, H)
1044 9'h0B5: `DECODER_ALU_op_n(OR, L)
1045 9'h0B6: `DECODER_ALU_op_MEM_HL(OR)
1046 9'h0B7: `DECODER_ALU_op_n(OR, A)
1047 9'h0B8: `DECODER_ALU_op_n(CP, B)
1048 9'h0B9: `DECODER_ALU_op_n(CP, C)
1049 9'h0BA: `DECODER_ALU_op_n(CP, D)
1050 9'h0BB: `DECODER_ALU_op_n(CP, E)
1051 9'h0BC: `DECODER_ALU_op_n(CP, H)
1052 9'h0BD: `DECODER_ALU_op_n(CP, L)
1053 9'h0BE: `DECODER_ALU_op_MEM_HL(CP)
1054 9'h0BF: `DECODER_ALU_op_n(CP, A)
1055 9'h0C0: `DECODER_RET_NZ
1056 9'h0C1: `DECODER_POP_nn(B, C)
1057 9'h0C2: `DECODER_JP_NZ_a16
1058 9'h0C3: `DECODER_JP_a16
1059 9'h0C4: `DECODER_CALL_NZ_a16
1060 9'h0C5: `DECODER_PUSH_nn(B, C)
1061 9'h0C6: `DECODER_ALU_op_d8(ADD)
1062 9'h0C7: `DECODER_RST(00)

```

```

1063 9'h0C8: `DECODER_RET_Z
1064 9'h0C9: `DECODER_RET
1065 9'h0CA: `DECODER_JP_Z_a16
1066 9'h0CB: ; // CB Prefix
1067 9'h0CC: `DECODER_CALL_Z_a16
1068 9'h0CD: `DECODER_CALL_a16
1069 9'h0CE: `DECODER_ALU_op_d8(ADC)
1070 9'h0CF: `DECODER_RST(08)
1071 9'h0D0: `DECODER_RET_NC
1072 9'h0D1: `DECODER_POP_nn(D, E)
1073 9'h0D2: `DECODER_JP_NC_a16
1074 9'h0D3: ; // Undefined
1075 9'h0D4: `DECODER_CALL_NC_a16
1076 9'h0D5: `DECODER_PUSH_nn(D, E)
1077 9'h0D6: `DECODER_ALU_op_d8(SUB)
1078 9'h0D7: `DECODER_RST(10)
1079 9'h0D8: `DECODER_RET_C
1080 9'h0D9: `DECODER_RETI
1081 9'h0DA: `DECODER_JP_C_a16
1082 9'h0DB: ; // Undefined
1083 9'h0DC: `DECODER_CALL_C_a16
1084 9'h0DD: ; // Undefined
1085 9'h0DE: `DECODER_ALU_op_d8(SBC)
1086 9'h0DF: `DECODER_RST(18)
1087 9'h0EO: `DECODER_LDH_a8_A
1088 9'h0E1: `DECODER_POP_nn(H, L)
1089 9'h0E2: `DECODER_LDH_C_A
1090 9'h0E3: ; // Undefined
1091 9'h0E4: ; // Undefined
1092 9'h0E5: `DECODER_PUSH_nn(H, L)
1093 9'h0E6: `DECODER_ALU_op_d8(AND)
1094 9'h0E7: `DECODER_RST(20)
1095 9'h0E8: `DECODER_ADD_SP_R8

```

```

1096    9'h0E9: RISC_OPCODE[0] = LD_PCHL ;
1097    9'h0EA: `DECODER_LD_a16_A
1098    9'h0EB: ; // Undefined
1099    9'h0EC: ; // Undefined
1100    9'h0ED: ; // Undefined
1101    9'h0EE: `DECODER_ALU_op_d8(XOR)
1102    9'h0EF: `DECODER_RST(28)
1103    9'h0F0: `DECODER_LDH_A_a8
1104    9'h0F1: `DECODER_POP_nn(A, F)
1105    9'h0F2: `DECODER_LDH_A_C
1106    9'h0F3: RISC_OPCODE[0] = DI;
1107    9'h0F4: ; // Undefined
1108    9'h0F5: `DECODER_PUSH_nn(A, F)
1109    9'h0F6: `DECODER_ALU_op_d8(OR)
1110    9'h0F7: `DECODER_RST(30)
1111    9'h0F8: `DECODER_LD_HL_SPR8
1112    9'h0F9: begin RISC_OPCODE[2] = LD_SPHL; NUM_Tcnt = 6'd8; end
1113    9'h0FA: `DECODER_LD_A_a16
1114    9'h0FB: RISC_OPCODE[0] = EI;
1115    9'h0FC: ; // Undefined
1116    9'h0FD: ; // Undefined
1117    9'h0FE: `DECODER_ALU_op_d8(CP)
1118    9'h0FF: `DECODER_RST(38)
1119    /* CB Commands */
1120    9'h100: RISC_OPCODE[0] = RLC_B;
1121    9'h101: RISC_OPCODE[0] = RLC_C;
1122    9'h102: RISC_OPCODE[0] = RLC_D;
1123    9'h103: RISC_OPCODE[0] = RLC_E;
1124    9'h104: RISC_OPCODE[0] = RLC_H;
1125    9'h105: RISC_OPCODE[0] = RLC_L;
1126    9'h106: `DECODER_CB_ALU_op_MEM_HL(RLC)
1127    9'h107: RISC_OPCODE[0] = RLC_A;
1128    9'h108: RISC_OPCODE[0] = RRC_B;

```

```

1129      9'h109: RISC_OPCODE[0] = RRC_C;
1130      9'h10A: RISC_OPCODE[0] = RRC_D;
1131      9'h10B: RISC_OPCODE[0] = RRC_E;
1132      9'h10C: RISC_OPCODE[0] = RRC_H;
1133      9'h10D: RISC_OPCODE[0] = RRC_L;
1134      9'h10E: `DECODER_CB_ALU_op_MEM_HL(RRC)
1135      9'h10F: RISC_OPCODE[0] = RRC_A;
1136      9'h110: RISC_OPCODE[0] = RL_B;
1137      9'h111: RISC_OPCODE[0] = RL_C;
1138      9'h112: RISC_OPCODE[0] = RL_D;
1139      9'h113: RISC_OPCODE[0] = RL_E;
1140      9'h114: RISC_OPCODE[0] = RL_H;
1141      9'h115: RISC_OPCODE[0] = RL_L;
1142      9'h116: `DECODER_CB_ALU_op_MEM_HL(RL)
1143      9'h117: RISC_OPCODE[0] = RL_A;
1144      9'h118: RISC_OPCODE[0] = RR_B;
1145      9'h119: RISC_OPCODE[0] = RR_C;
1146      9'h11A: RISC_OPCODE[0] = RR_D;
1147      9'h11B: RISC_OPCODE[0] = RR_E;
1148      9'h11C: RISC_OPCODE[0] = RR_H;
1149      9'h11D: RISC_OPCODE[0] = RR_L;
1150      9'h11E: `DECODER_CB_ALU_op_MEM_HL(RR)
1151      9'h11F: RISC_OPCODE[0] = RR_A;
1152      9'h120: RISC_OPCODE[0] = SLA_B;
1153      9'h121: RISC_OPCODE[0] = SLA_C;
1154      9'h122: RISC_OPCODE[0] = SLA_D;
1155      9'h123: RISC_OPCODE[0] = SLA_E;
1156      9'h124: RISC_OPCODE[0] = SLA_H;
1157      9'h125: RISC_OPCODE[0] = SLA_L;
1158      9'h126: `DECODER_CB_ALU_op_MEM_HL(SLA)
1159      9'h127: RISC_OPCODE[0] = SLA_A;
1160      9'h128: RISC_OPCODE[0] = SRA_B;
1161      9'h129: RISC_OPCODE[0] = SRA_C;

```

```

1162 9'h12A: RISC_OPCODE[0] = SRA_D;
1163 9'h12B: RISC_OPCODE[0] = SRA_E;
1164 9'h12C: RISC_OPCODE[0] = SRA_H;
1165 9'h12D: RISC_OPCODE[0] = SRA_L;
1166 9'h12E: `DECODER_CB_ALU_op_MEM_HL(SRA)
1167 9'h12F: RISC_OPCODE[0] = SRA_A;
1168 9'h130: RISC_OPCODE[0] = SWAP_B;
1169 9'h131: RISC_OPCODE[0] = SWAP_C;
1170 9'h132: RISC_OPCODE[0] = SWAP_D;
1171 9'h133: RISC_OPCODE[0] = SWAP_E;
1172 9'h134: RISC_OPCODE[0] = SWAP_H;
1173 9'h135: RISC_OPCODE[0] = SWAP_L;
1174 9'h136: `DECODER_CB_ALU_op_MEM_HL(SWAP)
1175 9'h137: RISC_OPCODE[0] = SWAP_A;
1176 9'h138: RISC_OPCODE[0] = SRL_B;
1177 9'h139: RISC_OPCODE[0] = SRL_C;
1178 9'h13A: RISC_OPCODE[0] = SRL_D;
1179 9'h13B: RISC_OPCODE[0] = SRL_E;
1180 9'h13C: RISC_OPCODE[0] = SRL_H;
1181 9'h13D: RISC_OPCODE[0] = SRL_L;
1182 9'h13E: `DECODER_CB_ALU_op_MEM_HL(SRL)
1183 9'h13F: RISC_OPCODE[0] = SRL_A;
1184 9'h140: `DECODER_CB_BIT_op_b_n(BIT, 0, B)
1185 9'h141: `DECODER_CB_BIT_op_b_n(BIT, 0, C)
1186 9'h142: `DECODER_CB_BIT_op_b_n(BIT, 0, D)
1187 9'h143: `DECODER_CB_BIT_op_b_n(BIT, 0, E)
1188 9'h144: `DECODER_CB_BIT_op_b_n(BIT, 0, H)
1189 9'h145: `DECODER_CB_BIT_op_b_n(BIT, 0, L)
1190 9'h146: `DECODER_CB_BIT_op_b_MEM_HL(BIT, 0)
1191 9'h147: `DECODER_CB_BIT_op_b_n(BIT, 0, A)
1192 9'h148: `DECODER_CB_BIT_op_b_n(BIT, 1, B)
1193 9'h149: `DECODER_CB_BIT_op_b_n(BIT, 1, C)
1194 9'h14A: `DECODER_CB_BIT_op_b_n(BIT, 1, D)

```

```

1195 9'h14B: `DECODER_CB_BIT_op_b_n(BIT, 1, E)
1196 9'h14C: `DECODER_CB_BIT_op_b_n(BIT, 1, H)
1197 9'h14D: `DECODER_CB_BIT_op_b_n(BIT, 1, L)
1198 9'h14E: `DECODER_CB_BIT_op_b_MEM_HL(BIT, 1)
1199 9'h14F: `DECODER_CB_BIT_op_b_n(BIT, 1, A)
1200 9'h150: `DECODER_CB_BIT_op_b_n(BIT, 2, B)
1201 9'h151: `DECODER_CB_BIT_op_b_n(BIT, 2, C)
1202 9'h152: `DECODER_CB_BIT_op_b_n(BIT, 2, D)
1203 9'h153: `DECODER_CB_BIT_op_b_n(BIT, 2, E)
1204 9'h154: `DECODER_CB_BIT_op_b_n(BIT, 2, H)
1205 9'h155: `DECODER_CB_BIT_op_b_n(BIT, 2, L)
1206 9'h156: `DECODER_CB_BIT_op_b_MEM_HL(BIT, 2)
1207 9'h157: `DECODER_CB_BIT_op_b_n(BIT, 2, A)
1208 9'h158: `DECODER_CB_BIT_op_b_n(BIT, 3, B)
1209 9'h159: `DECODER_CB_BIT_op_b_n(BIT, 3, C)
1210 9'h15A: `DECODER_CB_BIT_op_b_n(BIT, 3, D)
1211 9'h15B: `DECODER_CB_BIT_op_b_n(BIT, 3, E)
1212 9'h15C: `DECODER_CB_BIT_op_b_n(BIT, 3, H)
1213 9'h15D: `DECODER_CB_BIT_op_b_n(BIT, 3, L)
1214 9'h15E: `DECODER_CB_BIT_op_b_MEM_HL(BIT, 3)
1215 9'h15F: `DECODER_CB_BIT_op_b_n(BIT, 3, A)
1216 9'h160: `DECODER_CB_BIT_op_b_n(BIT, 4, B)
1217 9'h161: `DECODER_CB_BIT_op_b_n(BIT, 4, C)
1218 9'h162: `DECODER_CB_BIT_op_b_n(BIT, 4, D)
1219 9'h163: `DECODER_CB_BIT_op_b_n(BIT, 4, E)
1220 9'h164: `DECODER_CB_BIT_op_b_n(BIT, 4, H)
1221 9'h165: `DECODER_CB_BIT_op_b_n(BIT, 4, L)
1222 9'h166: `DECODER_CB_BIT_op_b_MEM_HL(BIT, 4)
1223 9'h167: `DECODER_CB_BIT_op_b_n(BIT, 4, A)
1224 9'h168: `DECODER_CB_BIT_op_b_n(BIT, 5, B)
1225 9'h169: `DECODER_CB_BIT_op_b_n(BIT, 5, C)
1226 9'h16A: `DECODER_CB_BIT_op_b_n(BIT, 5, D)
1227 9'h16B: `DECODER_CB_BIT_op_b_n(BIT, 5, E)

```

```

1228 9'h16C: `DECODER_CB_BIT_op_b_n(BIT, 5, H)
1229 9'h16D: `DECODER_CB_BIT_op_b_n(BIT, 5, L)
1230 9'h16E: `DECODER_CB_BIT_op_b_MEM_HL(BIT, 5)
1231 9'h16F: `DECODER_CB_BIT_op_b_n(BIT, 5, A)
1232 9'h170: `DECODER_CB_BIT_op_b_n(BIT, 6, B)
1233 9'h171: `DECODER_CB_BIT_op_b_n(BIT, 6, C)
1234 9'h172: `DECODER_CB_BIT_op_b_n(BIT, 6, D)
1235 9'h173: `DECODER_CB_BIT_op_b_n(BIT, 6, E)
1236 9'h174: `DECODER_CB_BIT_op_b_n(BIT, 6, H)
1237 9'h175: `DECODER_CB_BIT_op_b_n(BIT, 6, L)
1238 9'h176: `DECODER_CB_BIT_op_b_MEM_HL(BIT, 6)
1239 9'h177: `DECODER_CB_BIT_op_b_n(BIT, 6, A)
1240 9'h178: `DECODER_CB_BIT_op_b_n(BIT, 7, B)
1241 9'h179: `DECODER_CB_BIT_op_b_n(BIT, 7, C)
1242 9'h17A: `DECODER_CB_BIT_op_b_n(BIT, 7, D)
1243 9'h17B: `DECODER_CB_BIT_op_b_n(BIT, 7, E)
1244 9'h17C: `DECODER_CB_BIT_op_b_n(BIT, 7, H)
1245 9'h17D: `DECODER_CB_BIT_op_b_n(BIT, 7, L)
1246 9'h17E: `DECODER_CB_BIT_op_b_MEM_HL(BIT, 7)
1247 9'h17F: `DECODER_CB_BIT_op_b_n(BIT, 7, A)
1248 9'h180: `DECODER_CB_BIT_op_b_n(RES, 0, B)
1249 9'h181: `DECODER_CB_BIT_op_b_n(RES, 0, C)
1250 9'h182: `DECODER_CB_BIT_op_b_n(RES, 0, D)
1251 9'h183: `DECODER_CB_BIT_op_b_n(RES, 0, E)
1252 9'h184: `DECODER_CB_BIT_op_b_n(RES, 0, H)
1253 9'h185: `DECODER_CB_BIT_op_b_n(RES, 0, L)
1254 9'h186: `DECODER_CB_RES_SET_op_b_MEM_HL(RES, 0)
1255 9'h187: `DECODER_CB_BIT_op_b_n(RES, 0, A)
1256 9'h188: `DECODER_CB_BIT_op_b_n(RES, 1, B)
1257 9'h189: `DECODER_CB_BIT_op_b_n(RES, 1, C)
1258 9'h18A: `DECODER_CB_BIT_op_b_n(RES, 1, D)
1259 9'h18B: `DECODER_CB_BIT_op_b_n(RES, 1, E)
1260 9'h18C: `DECODER_CB_BIT_op_b_n(RES, 1, H)

```

```

1261 9'h18D: `DECODER_CB_BIT_op_b_n(RES, 1, L)
1262 9'h18E: `DECODER_CB_RES_SET_op_b_MEM_HL(RES, 1)
1263 9'h18F: `DECODER_CB_BIT_op_b_n(RES, 1, A)
1264 9'h190: `DECODER_CB_BIT_op_b_n(RES, 2, B)
1265 9'h191: `DECODER_CB_BIT_op_b_n(RES, 2, C)
1266 9'h192: `DECODER_CB_BIT_op_b_n(RES, 2, D)
1267 9'h193: `DECODER_CB_BIT_op_b_n(RES, 2, E)
1268 9'h194: `DECODER_CB_BIT_op_b_n(RES, 2, H)
1269 9'h195: `DECODER_CB_BIT_op_b_n(RES, 2, L)
1270 9'h196: `DECODER_CB_RES_SET_op_b_MEM_HL(RES, 2)
1271 9'h197: `DECODER_CB_BIT_op_b_n(RES, 2, A)
1272 9'h198: `DECODER_CB_BIT_op_b_n(RES, 3, B)
1273 9'h199: `DECODER_CB_BIT_op_b_n(RES, 3, C)
1274 9'h19A: `DECODER_CB_BIT_op_b_n(RES, 3, D)
1275 9'h19B: `DECODER_CB_BIT_op_b_n(RES, 3, E)
1276 9'h19C: `DECODER_CB_BIT_op_b_n(RES, 3, H)
1277 9'h19D: `DECODER_CB_BIT_op_b_n(RES, 3, L)
1278 9'h19E: `DECODER_CB_RES_SET_op_b_MEM_HL(RES, 3)
1279 9'h19F: `DECODER_CB_BIT_op_b_n(RES, 3, A)
1280 9'h1A0: `DECODER_CB_BIT_op_b_n(RES, 4, B)
1281 9'h1A1: `DECODER_CB_BIT_op_b_n(RES, 4, C)
1282 9'h1A2: `DECODER_CB_BIT_op_b_n(RES, 4, D)
1283 9'h1A3: `DECODER_CB_BIT_op_b_n(RES, 4, E)
1284 9'h1A4: `DECODER_CB_BIT_op_b_n(RES, 4, H)
1285 9'h1A5: `DECODER_CB_BIT_op_b_n(RES, 4, L)
1286 9'h1A6: `DECODER_CB_RES_SET_op_b_MEM_HL(RES, 4)
1287 9'h1A7: `DECODER_CB_BIT_op_b_n(RES, 4, A)
1288 9'h1A8: `DECODER_CB_BIT_op_b_n(RES, 5, B)
1289 9'h1A9: `DECODER_CB_BIT_op_b_n(RES, 5, C)
1290 9'h1AA: `DECODER_CB_BIT_op_b_n(RES, 5, D)
1291 9'h1AB: `DECODER_CB_BIT_op_b_n(RES, 5, E)
1292 9'h1AC: `DECODER_CB_BIT_op_b_n(RES, 5, H)
1293 9'h1AD: `DECODER_CB_BIT_op_b_n(RES, 5, L)

```

```

1294 9'h1AE: `DECODER_CB_RES_SET_op_b_MEM_HL(RES, 5)
1295 9'h1AF: `DECODER_CB_BIT_op_b_n(RES, 5, A)
1296 9'h1B0: `DECODER_CB_BIT_op_b_n(RES, 6, B)
1297 9'h1B1: `DECODER_CB_BIT_op_b_n(RES, 6, C)
1298 9'h1B2: `DECODER_CB_BIT_op_b_n(RES, 6, D)
1299 9'h1B3: `DECODER_CB_BIT_op_b_n(RES, 6, E)
1300 9'h1B4: `DECODER_CB_BIT_op_b_n(RES, 6, H)
1301 9'h1B5: `DECODER_CB_BIT_op_b_n(RES, 6, L)
1302 9'h1B6: `DECODER_CB_RES_SET_op_b_MEM_HL(RES, 6)
1303 9'h1B7: `DECODER_CB_BIT_op_b_n(RES, 6, A)
1304 9'h1B8: `DECODER_CB_BIT_op_b_n(RES, 7, B)
1305 9'h1B9: `DECODER_CB_BIT_op_b_n(RES, 7, C)
1306 9'h1BA: `DECODER_CB_BIT_op_b_n(RES, 7, D)
1307 9'h1BB: `DECODER_CB_BIT_op_b_n(RES, 7, E)
1308 9'h1BC: `DECODER_CB_BIT_op_b_n(RES, 7, H)
1309 9'h1BD: `DECODER_CB_BIT_op_b_n(RES, 7, L)
1310 9'h1BE: `DECODER_CB_RES_SET_op_b_MEM_HL(RES, 7)
1311 9'h1BF: `DECODER_CB_BIT_op_b_n(RES, 7, A)
1312 9'h1C0: `DECODER_CB_BIT_op_b_n(SET, 0, B)
1313 9'h1C1: `DECODER_CB_BIT_op_b_n(SET, 0, C)
1314 9'h1C2: `DECODER_CB_BIT_op_b_n(SET, 0, D)
1315 9'h1C3: `DECODER_CB_BIT_op_b_n(SET, 0, E)
1316 9'h1C4: `DECODER_CB_BIT_op_b_n(SET, 0, H)
1317 9'h1C5: `DECODER_CB_BIT_op_b_n(SET, 0, L)
1318 9'h1C6: `DECODER_CB_RES_SET_op_b_MEM_HL(SET, 0)
1319 9'h1C7: `DECODER_CB_BIT_op_b_n(SET, 0, A)
1320 9'h1C8: `DECODER_CB_BIT_op_b_n(SET, 1, B)
1321 9'h1C9: `DECODER_CB_BIT_op_b_n(SET, 1, C)
1322 9'h1CA: `DECODER_CB_BIT_op_b_n(SET, 1, D)
1323 9'h1CB: `DECODER_CB_BIT_op_b_n(SET, 1, E)
1324 9'h1CC: `DECODER_CB_BIT_op_b_n(SET, 1, H)
1325 9'h1CD: `DECODER_CB_BIT_op_b_n(SET, 1, L)
1326 9'h1CE: `DECODER_CB_RES_SET_op_b_MEM_HL(SET, 1)

```

```

1327 9'h1CF: `DECODER_CB_BIT_op_b_n(SET, 1, A)
1328 9'h1D0: `DECODER_CB_BIT_op_b_n(SET, 2, B)
1329 9'h1D1: `DECODER_CB_BIT_op_b_n(SET, 2, C)
1330 9'h1D2: `DECODER_CB_BIT_op_b_n(SET, 2, D)
1331 9'h1D3: `DECODER_CB_BIT_op_b_n(SET, 2, E)
1332 9'h1D4: `DECODER_CB_BIT_op_b_n(SET, 2, H)
1333 9'h1D5: `DECODER_CB_BIT_op_b_n(SET, 2, L)
1334 9'h1D6: `DECODER_CB_RES_SET_op_b_MEM_HL(SET, 2)
1335 9'h1D7: `DECODER_CB_BIT_op_b_n(SET, 2, A)
1336 9'h1D8: `DECODER_CB_BIT_op_b_n(SET, 3, B)
1337 9'h1D9: `DECODER_CB_BIT_op_b_n(SET, 3, C)
1338 9'h1DA: `DECODER_CB_BIT_op_b_n(SET, 3, D)
1339 9'h1DB: `DECODER_CB_BIT_op_b_n(SET, 3, E)
1340 9'h1DC: `DECODER_CB_BIT_op_b_n(SET, 3, H)
1341 9'h1DD: `DECODER_CB_BIT_op_b_n(SET, 3, L)
1342 9'h1DE: `DECODER_CB_RES_SET_op_b_MEM_HL(SET, 3)
1343 9'h1DF: `DECODER_CB_BIT_op_b_n(SET, 3, A)
1344 9'h1E0: `DECODER_CB_BIT_op_b_n(SET, 4, B)
1345 9'h1E1: `DECODER_CB_BIT_op_b_n(SET, 4, C)
1346 9'h1E2: `DECODER_CB_BIT_op_b_n(SET, 4, D)
1347 9'h1E3: `DECODER_CB_BIT_op_b_n(SET, 4, E)
1348 9'h1E4: `DECODER_CB_BIT_op_b_n(SET, 4, H)
1349 9'h1E5: `DECODER_CB_BIT_op_b_n(SET, 4, L)
1350 9'h1E6: `DECODER_CB_RES_SET_op_b_MEM_HL(SET, 4)
1351 9'h1E7: `DECODER_CB_BIT_op_b_n(SET, 4, A)
1352 9'h1E8: `DECODER_CB_BIT_op_b_n(SET, 5, B)
1353 9'h1E9: `DECODER_CB_BIT_op_b_n(SET, 5, C)
1354 9'h1EA: `DECODER_CB_BIT_op_b_n(SET, 5, D)
1355 9'h1EB: `DECODER_CB_BIT_op_b_n(SET, 5, E)
1356 9'h1EC: `DECODER_CB_BIT_op_b_n(SET, 5, H)
1357 9'h1ED: `DECODER_CB_BIT_op_b_n(SET, 5, L)
1358 9'h1EE: `DECODER_CB_RES_SET_op_b_MEM_HL(SET, 5)
1359 9'h1EF: `DECODER_CB_BIT_op_b_n(SET, 5, A)

```

```

1360    9'h1F0: `DECODER_CB_BIT_op_b_n(SET, 6, B)
1361    9'h1F1: `DECODER_CB_BIT_op_b_n(SET, 6, C)
1362    9'h1F2: `DECODER_CB_BIT_op_b_n(SET, 6, D)
1363    9'h1F3: `DECODER_CB_BIT_op_b_n(SET, 6, E)
1364    9'h1F4: `DECODER_CB_BIT_op_b_n(SET, 6, H)
1365    9'h1F5: `DECODER_CB_BIT_op_b_n(SET, 6, L)
1366    9'h1F6: `DECODER_CB_RES_SET_op_b_MEM_HL(SET, 6)
1367    9'h1F7: `DECODER_CB_BIT_op_b_n(SET, 6, A)
1368    9'h1F8: `DECODER_CB_BIT_op_b_n(SET, 7, B)
1369    9'h1F9: `DECODER_CB_BIT_op_b_n(SET, 7, C)
1370    9'h1FA: `DECODER_CB_BIT_op_b_n(SET, 7, D)
1371    9'h1FB: `DECODER_CB_BIT_op_b_n(SET, 7, E)
1372    9'h1FC: `DECODER_CB_BIT_op_b_n(SET, 7, H)
1373    9'h1FD: `DECODER_CB_BIT_op_b_n(SET, 7, L)
1374    9'h1FE: `DECODER_CB_RES_SET_op_b_MEM_HL(SET, 7)
1375    9'h1FF: `DECODER_CB_BIT_op_b_n(SET, 7, A)

1376 endcase
1377 end
1378 else
1379 begin
1380     if (INTQ == 0) `DECODER_INTR(00)
1381     else
1382         begin
1383             for (int i = 0; i <= 4; i++)
1384                 begin
1385                     if(INTQ[i])
1386                         begin
1387                             unique case (i)
1388                                 0: `DECODER_INTR(40)
1389                                 1: `DECODER_INTR(48)
1390                                 2: `DECODER_INTR(50)
1391                                 3: `DECODER_INTR(58)
1392                                 4: `DECODER_INTR(60)

```

```

1393           endcase
1394
1395           break;
1396
1397       end
1398
1399   end
1400
1401 for (int i = 0; i <= 10; i++)
1402 begin
1403     if (RISC_OPCODE[i] == LD_BPC || RISC_OPCODE[i] == LD_CPC ||
1404         RISC_OPCODE[i] == LD_DPC || RISC_OPCODE[i] == LD_EPC ||
1405         RISC_OPCODE[i] == LD_HPC || RISC_OPCODE[i] == LD_LPC ||
1406         RISC_OPCODE[i] == LD_TPC || RISC_OPCODE[i] == LD_XPC ||
1407         RISC_OPCODE[i] == LD_APC ||
1408         RISC_OPCODE[i] == LD_PCB || RISC_OPCODE[i] == LD_PCC ||
1409         RISC_OPCODE[i] == LD_PCD || RISC_OPCODE[i] == LD_PCE ||
1410         RISC_OPCODE[i] == LD_PCH || RISC_OPCODE[i] == LD_PCL ||
1411         RISC_OPCODE[i] == LD_PCT ||
1412         RISC_OPCODE[i] == LD_PCSP1 || RISC_OPCODE[i] == LD_PCSPh ||
1413         RISC_OPCODE[i] == LD_SP1PC || RISC_OPCODE[i] == LD_SPhPC ||
1414         RISC_OPCODE[i] == JP_R8 || RISC_OPCODE[i] == JP_NZR8 ||
1415         RISC_OPCODE[i] == JP_ZR8 || RISC_OPCODE[i] == JP_NCR8 ||
1416         RISC_OPCODE[i] == JP_CR8
1417     )
1418     begin
1419       isPCMEM[i] = 1;
1420     end
1421   end
1422
1423 end
1424
1425 endmodule

```

```

1426
1427
1428 module GB_Z80_ALU
1429 (
1430     input logic [7:0] OPD1_L,
1431     input logic [7:0] OPD2_L,
1432     input GB_Z80_ALU_OPCODE OPCODE,
1433     input logic [7:0] FLAG,      // the F register
1434     output logic [7:0] STATUS, // updated flag
1435     output logic [7:0] RESULT_L,
1436     output logic [7:0] RESULT_H // Not used for 8-bit ALU
1437 );
1438
1439 // int is signed 32 bit 2 state integer
1440 int opd1h_int;
1441 int opd2h_int;
1442 int opd16_int;
1443 int result_int;
1444 logic [7:0] status_int;
1445
1446 assign RESULT_L = result_int[7:0];
1447 assign RESULT_H = result_int[15:8];
1448 assign STATUS = status_int;
1449 assign opd1h_int = {1'b0, OPD1_L};
1450 assign opd2h_int = {1'b0, OPD2_L};
1451
1452 assign opd16_int = {OPD2_L, OPD1_L};
1453
1454 always_comb
1455 begin
1456
1457 result_int = 0;
1458 status_int = FLAG;

```

```

1459 unique case (OPCODE)
1460
1461     ALU_NOP : ;
1462     /* 8-bit Arithmetic */
1463     ALU_ADD, ALU_ADC :
1464
1465         result_int = opd1h_int + opd2h_int + ((OPCODE == ALU_ADC) & FLAG
1466 [4]);
1467
1468         status_int[7] = RESULT_L == 0; // Zero Flag (Z)
1469         status_int[6] = 0; //Subtract Flag (N)
1470
1471         status_int[5] = opd1h_int[3:0] + opd2h_int[3:0] + ((OPCODE ==
1472 ALU_ADC) & FLAG[4])> 5'h0F; // Half Carry Flag (H)
1473
1474         status_int[4] = result_int[8]; // Carry Flag (C)
1475
1476 end
1477
1478 ALU_SUB, ALU_SBC, ALU_CP : // SUB and CP are the same command to the
1479 ALU
1480
1481 begin
1482
1483     result_int = opd2h_int - opd1h_int - ((OPCODE == ALU_SBC) & FLAG
1484 [4]);
1485
1486     status_int[7] = RESULT_L == 0;
1487
1488     status_int[6] = 1;
1489
1490     status_int[5] = {1'b0, opd2h_int[3:0]} < ({1'b0, opd1h_int[3:0]} +
1491 ((OPCODE == ALU_SBC) & FLAG[4]));
1492
1493     status_int[4] = opd2h_int < (opd1h_int + ((OPCODE == ALU_SBC) &
1494 FLAG[4]));
1495
1496 end
1497
1498 ALU_AND :
1499
1500 begin
1501
1502     result_int = opd1h_int & opd2h_int;
1503
1504     status_int[7] = RESULT_L == 0;
1505
1506     status_int[6] = 0;
1507
1508     status_int[5] = 1;
1509
1510     status_int[4] = 0;

```

```

1486 end
1487 ALU_OR :
1488 begin
1489     result_int = opd1h_int | opd2h_int;
1490     status_int[7] = RESULT_L == 0;
1491     status_int[6] = 0;
1492     status_int[5] = 0;
1493     status_int[4] = 0;
1494 end
1495 ALU_XOR :
1496 begin
1497     result_int = opd1h_int ^ opd2h_int;
1498     status_int[7] = RESULT_L == 0;
1499     status_int[6] = 0;
1500     status_int[5] = 0;
1501     status_int[4] = 0;
1502 end
1503 ALU_INC :
1504 begin
1505     result_int = opd1h_int + 1;
1506     status_int[7] = RESULT_L == 0;
1507     status_int[6] = 0;
1508     status_int[5] = opd1h_int[3:0] == 4'hF;
1509     status_int[4] = FLAG[4];
1510 end
1511 ALU_DEC :
1512 begin
1513     result_int = opd1h_int - 1;
1514     status_int[7] = RESULT_L == 0;
1515     status_int[6] = 1;
1516     status_int[5] = opd1h_int[3:0] == 4'h0;
1517     status_int[4] = FLAG[4];
1518 end

```

```

1519 ALU_CPL :
1520
1521     begin
1522         for (int i = 0; i <= 7; i++)
1523             result_int[i] = ~opd1h_int[i];
1524
1525         status_int[7] = FLAG[7];
1526
1527         status_int[6] = 1;
1528
1529         status_int[5] = 1;
1530
1531         status_int[4] = FLAG[4];
1532
1533     end
1534
1535     ALU_BIT :
1536
1537     begin
1538         status_int[7] = ~opd1h_int[opd2h_int];
1539
1540         status_int[6] = 0;
1541
1542         status_int[5] = 1;
1543
1544         status_int[4] = FLAG[4];
1545
1546     end
1547
1548     ALU_SET :
1549
1550     begin
1551         result_int = opd1h_int;
1552
1553         result_int[opd2h_int] = 1;
1554
1555     end
1556
1557     ALU_RES :
1558
1559     begin
1560         result_int = opd1h_int;
1561
1562         result_int[opd2h_int] = 0;
1563
1564     end
1565
1566     ALU_INC16 :
1567
1568     begin
1569         result_int = opd16_int + 1;
1570
1571     end
1572
1573     ALU_DEC16 :
1574
1575     begin
1576         result_int = opd16_int - 1;

```

```

1552     end
1553
1554     ALU_DAA :
1555
1556         begin
1557             //https://ehaskins.com/2018-01-30%20Z80%20DAA/
1558             status_int[4] = 0;
1559             if (FLAG[5] || (!FLAG[6] && ((opd1h_int & 8'h0F) > 8'h09)))
1560                 result_int = result_int | 8'h06;
1561             if (FLAG[4] || (!FLAG[6] && (opd1h_int > 8'h99)))
1562                 begin
1563                     result_int = result_int | 8'h60;
1564                     status_int[4] = 1;
1565                 end
1566             result_int = FLAG[6] ? opd1h_int - result_int : opd1h_int +
1567             result_int;
1568             status_int[7] = RESULT_L == 0;
1569             status_int[5] = 0;
1570         end
1571
1572     end
1573
1574     SHIFTER_SWAP :
1575
1576         begin
1577             result_int = {opd1h_int[3:0], opd1h_int[7:4]};
1578             status_int[7] = RESULT_L == 0;
1579             status_int[6] = 0;
1580             status_int[5] = 0;
1581             status_int[4] = 0;
1582         end
1583
1584     SHIFTER_RLC :
1585
1586         begin
1587             result_int = {opd1h_int[6:0], opd1h_int[7]};
1588             status_int[7] = RESULT_L == 0;
1589             status_int[6] = 0;
1590             status_int[5] = 0;
1591             status_int[4] = opd1h_int[7];
1592         end

```

```

1583      SHIFTER_RL :
1584
1585      begin
1586          result_int = {opd1h_int[6:0], FLAG[4]};
1587          status_int[7] = RESULT_L == 0;
1588          status_int[6] = 0;
1589          status_int[5] = 0;
1590          status_int[4] = opd1h_int[7];
1591      end
1592
1593      SHIFTER_RRC :
1594
1595      begin
1596          result_int = {opd1h_int[0], opd1h_int[7:1]};
1597          status_int[7] = RESULT_L == 0;
1598          status_int[6] = 0;
1599          status_int[5] = 0;
1600          status_int[4] = opd1h_int[0];
1601      end
1602
1603      SHIFTER_RR :
1604
1605      begin
1606          result_int = {FLAG[4], opd1h_int[7:1]};
1607          status_int[7] = RESULT_L == 0;
1608          status_int[6] = 0;
1609          status_int[5] = 0;
1610          status_int[4] = opd1h_int[0];
1611      end
1612
1613      SHIFTER_SLA :
1614
1615      begin
1616          result_int = {opd1h_int[6:0], 1'b0};
1617          status_int[7] = RESULT_L == 0;
1618          status_int[6] = 0;
1619          status_int[5] = 0;
1620          status_int[4] = opd1h_int[7];
1621      end
1622
1623      SHIFTER_SRA :

```

```

1616 begin
1617     result_int = {opd1h_int[7], opd1h_int[7:1]};
1618     status_int[7] = RESULT_L == 0;
1619     status_int[6] = 0;
1620     status_int[5] = 0;
1621     status_int[4] = opd1h_int[0];
1622 end
1623 SHIFTER_SRL :
1624 begin
1625     result_int = {1'b0, opd1h_int[7:1]};
1626     status_int[7] = RESULT_L == 0;
1627     status_int[6] = 0;
1628     status_int[5] = 0;
1629     status_int[4] = opd1h_int[0];
1630 end
1631 endcase
1632
1633 end
1634
1635
1636 endmodule

```

Listing C.1: GB\_Z80\_SINGLE.sv

```

1 /* Internal Registers */
2 `ifndef GB_Z80_CPU_H
3 `define GB_Z80_CPU_H
4
5 typedef struct
6 {
7     logic [7:0] A; logic [7:0] F; // AF, F for Flag
8     logic [7:0] B; logic [7:0] C; // BC, nn
9     logic [7:0] D; logic [7:0] E; // DE, nn
10    logic [7:0] H; logic [7:0] L; // HL, nn

```

```

11
12     logic [7:0] T; logic [7:0] X; // Temp Result
13
14     logic [7:0] SPh, SP1;           // Stack Pointer
15     logic [15:0] PC;              // Program Counter
16 } GB_Z80_REG;
17
18 `define WR_nn(n1, n2) \
19     begin \
20         WR_NEXT = 1; \
21         ADDR_NEXT = {CPU_REG.``n1, CPU_REG.``n2}; \
22     end
23
24 `define WR_FFn(n) \
25     begin \
26         WR_NEXT = 1; \
27         ADDR_NEXT = {8'hFF, CPU_REG.``n}; \
28     end
29
30 `define RD_nn(n1, n2) \
31     begin \
32         RD_NEXT = 1; \
33         ADDR_NEXT = {CPU_REG.``n1, CPU_REG.``n2}; \
34     end
35
36 `define RD_FFn(n) \
37     begin \
38         RD_NEXT = 1; \
39         ADDR_NEXT = {8'hFF, CPU_REG.``n}; \
40     end
41
42 `define LD_n_n(n1, n2) \
43     begin \

```

```

44     CPU_REG_NEXT.``n1 = CPU_REG.``n2; \
45
46
47 `define INC_n(n) \
48     begin \
49         ALU_OPCODE = ALU_INC; \
50         ALU_OPD1_L = CPU_REG.``n; \
51         CPU_REG_NEXT.``n = ALU_RESULT_L; \
52         CPU_REG_NEXT.F = ALU_STATUS; \
53     end
54
55 `define DEC_n(n) \
56     begin \
57         ALU_OPCODE = ALU_DEC; \
58         ALU_OPD1_L = CPU_REG.``n; \
59         CPU_REG_NEXT.``n = ALU_RESULT_L; \
60         CPU_REG_NEXT.F = ALU_STATUS; \
61     end
62
63 // {n1, n2}
64 `define INC_nn(n1, n2) \
65     begin \
66         ALU_OPCODE = ALU_INC16; \
67         ALU_OPD1_L = CPU_REG.``n2; \
68         ALU_OPD2_L = CPU_REG.``n1; \
69         CPU_REG_NEXT.``n1 = ALU_RESULT_H; \
70         CPU_REG_NEXT.``n2 = ALU_RESULT_L; \
71     end
72 `define DEC_nn(n1, n2) \
73     begin \
74         ALU_OPCODE = ALU_DEC16; \
75         ALU_OPD1_L = CPU_REG.``n2; \
76         ALU_OPD2_L = CPU_REG.``n1; \

```

```

77     CPU_REG_NEXT.``n1 = ALU_RESULT_H; \
78     CPU_REG_NEXT.``n2 = ALU_RESULT_L; \
79   end
80
81 `define ADDL_n(n) \
82   begin \
83     ALU_OPCODE = ALU_ADD; \
84     ALU_OPD2_L = CPU_REG.L; \
85     ALU_OPD1_L = CPU_REG.``n; \
86     CPU_REG_NEXT.L = ALU_RESULT_L; \
87     CPU_REG_NEXT.F = ALU_STATUS; \
88   end
89
90 `define ADCH_n(n) \
91   begin \
92     ALU_OPCODE = ALU_ADC; \
93     ALU_OPD2_L = CPU_REG.H; \
94     ALU_OPD1_L = CPU_REG.``n; \
95     CPU_REG_NEXT.H = ALU_RESULT_L; \
96     CPU_REG_NEXT.F = ALU_STATUS; \
97   end
98
99 `define ALU_A_op_n(op, n) \
100  begin \
101    ALU_OPCODE = ALU_``op; \
102    ALU_OPD2_L = CPU_REG.A; \
103    ALU_OPD1_L = CPU_REG.``n; \
104    CPU_REG_NEXT.A = ALU_RESULT_L; \
105    CPU_REG_NEXT.F = ALU_STATUS; \
106  end
107
108 `define ALU_A_op_Data_in(op) \
109  begin \

```

```

110     ALU_OPCODE = ALU_`op; \
111     ALU_OPD2_L = CPU_REG.A; \
112     ALU_OPD1_L = DATA_in; \
113     CPU_REG_NEXT.A = ALU_RESULT_L; \
114     CPU_REG_NEXT.F = ALU_STATUS; \
115   end
116
117 `define ALU_op_n(op, n) \
118   begin \
119     ALU_OPCODE = ALU_``op; \
120     ALU_OPD2_L = CPU_REG.A; \
121     ALU_OPD1_L = CPU_REG.``n; \
122 //CPU_REG_NEXT.A = ALU_RESULT_L; \
123     CPU_REG_NEXT.F = ALU_STATUS; \
124   end
125
126
127 `define ALU_BIT_b_n(b, n) \
128   begin \
129     ALU_OPCODE = ALU_BIT; \
130     ALU_OPD2_L = ``b; \
131     ALU_OPD1_L = CPU_REG.``n; \
132     CPU_REG_NEXT.F = ALU_STATUS; \
133   end
134
135 `define ALU_SETRST_op_b_n(op, b, n) \
136   begin \
137     ALU_OPCODE = ALU_`op; \
138     ALU_OPD2_L = ``b; \
139     ALU_OPD1_L = CPU_REG.``n; \
140     CPU_REG_NEXT.``n = ALU_RESULT_L; \
141   end
142

```

```

143 `define ALU_op_Data_in(op) \
144     begin \
145         ALU_OPCODE = ALU_`op; \
146         ALU_OPD2_L = CPU_REG.A; \
147         ALU_OPD1_L = DATA_in; \
148         //CPU_REG_NEXT.A = ALU_RESULT_L; \
149         CPU_REG_NEXT.F = ALU_STATUS; \
150     end
151
152 `define SHIFTER_op_n(op, n) \
153     begin \
154         ALU_OPCODE = SHIFTER_`op; \
155         ALU_OPD1_L = CPU_REG.`n; \
156         CPU_REG_NEXT.`n = ALU_RESULT_L; \
157         CPU_REG_NEXT.F = ALU_STATUS; \
158     end
159
160 `define DAA \
161     begin \
162         ALU_OPCODE = ALU_DAA; \
163         ALU_OPD1_L = CPU_REG.A; \
164         CPU_REG_NEXT.A = ALU_RESULT_L; \
165         CPU_REG_NEXT.F = ALU_STATUS; \
166     end
167 `define DO_JPR8 {1'b0, CPU_REG.PC} + {3'b0, DATA_in[6:0]} - {1'b0,
168             DATA_in[7], 7'b000_0000}
169
170 // H and C are based on Unsigned ! added to SPl
171 `define ADD_SPT \
172     begin \
173         {CPU_REG_NEXT.SPh, CPU_REG_NEXT.SP1} = {1'b0, CPU_REG.SPh, CPU_REG
174 .SP1} + {3'b0, CPU_REG.T[6:0]} - {1'b0, CPU_REG.T[7], 7'b000_0000}; \
175         CPU_REG_NEXT.F =

```

```

174     { \
175         2'b00, \
176         (({1'b0, CPU_REG.SP1[3:0]} + {1'b0, CPU_REG.T[3:0]}) > 5'h0F),
177         \
178         (({1'b0, CPU_REG.SP1[7:0]} + {1'b0, CPU_REG.T[7:0]}) > 9'h0FF)
179     , \
180         CPU_REG.F[3:0] \
181     }; \
182     end
183
184 `define LD_HL_SPR8 \
185 begin \
186     {CPU_REG_NEXT.H, CPU_REG_NEXT.L} = {1'b0, CPU_REG.SPh, CPU_REG.SP1
187 } + {3'b0, CPU_REG.T[6:0]} - {1'b0, CPU_REG.T[7], 7'b0000_0000}; \
188     CPU_REG_NEXT.F = \
189     { \
190         2'b00, \
191         (({1'b0, CPU_REG.SP1[3:0]} + {1'b0, CPU_REG.T[3:0]}) > 5'h0F)
192     , \
193         (({1'b0, CPU_REG.SP1[7:0]} + {1'b0, CPU_REG.T[7:0]}) > 9'h0FF)
194 }, \
195         CPU_REG.F[3:0] \
196     }; \
197     end
198
199 `endif

```

Listing C.2: GB\_Z80\_CPU.vh

```

1 `ifndef GB_Z80_DECODER_H
2 `define GB_Z80_DECODER_H
3
4 typedef enum
5 {

```

```

6      /* No Operation */
7      NOP,
8
9      HALT,
10     STOP,
11
12     /* 8-bit register operations */
13     /* LD r1 <- r2 */
14     LD_AA,    // 7F , Same as original
15     LD_AB,    // 78 , Same as original
16     LD_AC,    // 7A , Same as original
17     LD_AD,
18     LD_AE,
19     LD_AH,
20     LD_AL,
21     LD_BB,
22     LD_BA,
23     LD_BC,
24     LD_BD,
25     LD_BE,
26     LD_BH,
27     LD_BL,
28     LD_CA,
29     LD_CB,
30     LD_CC,
31     LD_CD,
32     LD_CE,
33     LD_CH,
34     LD_CL,
35     LD_DA,
36     LD_DB,
37     LD_DC,
38     LD_DD,
```

```

39 LD_DE ,
40 LD_DH ,
41 LD_DL ,
42 LD_EA ,
43 LD_EB ,
44 LD_EC ,
45 LD_ED ,
46 LD_EE ,
47 LD_EH ,
48 LD_EL ,
49 LD_HA ,
50 LD_HB ,
51 LD_HC ,
52 LD_HD ,
53 LD_HE ,
54 LD_HH ,
55 LD_HL ,
56 LD_LA ,
57 LD_LB ,
58 LD_LC ,
59 LD_LD ,
60 LD_LE ,
61 LD_LL ,
62 LD_LH ,
63 LD_SP1L , // low side of SP
64 LD_SPhH , // high side of SP
65 LD_PCHL ,
66 LD_SPHL ,
67
68 LD_HL_SPR8 ,
69
70 /* LD r1 <- (nn) */

```

```
72 LD_APC ,  
73 LD_BPC ,  
74 LD_CPC ,  
75 LD_DPC ,  
76 LD_EPC ,  
77 LD_HPC ,  
78 LD_LPC ,  
79 LD_TPC ,  
80 LD_XPC ,  
81 LD_SPlPC ,  
82 LD_SPhPC ,  
83 LD_ABC ,  
84 LD_ADE ,  
85 LD_AHL ,  
86 LD_BHL ,  
87 LD_CHL ,  
88 LD_DHL ,  
89 LD_EHL ,  
90 LD_HHL ,  
91 LD_LHL ,  
92 LD_THL ,  
93 LD_BSP ,  
94 LD_CSP ,  
95 LD_DSP ,  
96 LD_ESP ,  
97 LD_HSP ,  
98 LD_LSP ,  
99 LD_ASP ,  
100 LD_FSP ,  
101 LD_PC1SP ,  
102 LD_PChSP ,  
103 LD_AHT ,  
104 LD_AHC ,
```

```
105 LD_ATX ,  
106  
107  
108 /* LD (nn) <- r1 */  
109 LD_PCB ,  
110 LD_PCC ,  
111 LD_PCD ,  
112 LD_PCE ,  
113 LD_PCH ,  
114 LD_PCL ,  
115 LD_PCT ,  
116 LD_PCSPl ,  
117 LD_PCSPh ,  
118 LD_BCA ,  
119 LD_DEA ,  
120 LD_HLA ,  
121 LD_HLB ,  
122 LD_HLC ,  
123 LD_HLD ,  
124 LD_HLE ,  
125 LD_HLH ,  
126 LD_HLL ,  
127 LD_HLT ,  
128 LD_SPA ,  
129 LD_SPB ,  
130 LD_SPC ,  
131 LD_SPD ,  
132 LD_SPE ,  
133 LD_SPH ,  
134 LD_SPL ,  
135 LD_SPF ,  
136 LD_SPPCh ,  
137 LD_SPPC1 ,
```

```

138     LD_HTA ,
139     LD_HCA ,
140     LD_TXA ,
141     LD_TXSP1 ,
142     LD_TXSPh ,
143
144 /* Arithmetic Operations */
145
146     ADD_AA , // Write back to A
147     ADD_AB ,
148     ADD_AC ,
149     ADD_AD ,
150     ADD_AE ,
151     ADD_AH ,
152     ADD_AL ,
153     ADD_AT ,
154     ADD_AHL ,
155     ADD_LC ,
156     ADD_LE , // 16-bit
157     ADD_LL ,
158     ADD_LSP1 ,
159
160     ADD_SPT ,
161
162     ADC_AA ,
163     ADC_AB ,
164     ADC_AC ,
165     ADC_AD ,
166     ADC_AE ,
167     ADC_AH ,
168     ADC_AL ,
169     ADC_AT ,
170     ADC_AHL ,

```

```
171     ADC_HB ,  
172     ADC_HD ,  
173     ADC_HH ,  
174     ADC_HSPh ,  
175  
176     SUB_AA ,  
177     SUB_AB ,  
178     SUB_AC ,  
179     SUB_AD ,  
180     SUB_AE ,  
181     SUB_AH ,  
182     SUB_AL ,  
183     SUB_AT ,  
184     SUB_AHL ,  
185  
186     SBC_AA ,  
187     SBC_AB ,  
188     SBC_AC ,  
189     SBC_AD ,  
190     SBC_AE ,  
191     SBC_AH ,  
192     SBC_AL ,  
193     SBC_AT ,  
194     SBC_AHL ,  
195  
196     AND_AA ,  
197     AND_AB ,  
198     AND_AC ,  
199     AND_AD ,  
200     AND_AE ,  
201     AND_AH ,  
202     AND_AL ,  
203     AND_AT ,
```

```
204 AND_AHL ,  
205  
206  
207 OR_AA ,  
208 OR_AB ,  
209 OR_AC ,  
210 OR_AD ,  
211 OR_AE ,  
212 OR_AH ,  
213 OR_AL ,  
214 OR_AT ,  
215 OR_AHL ,  
216  
217 XOR_AA ,  
218 XOR_AB ,  
219 XOR_AC ,  
220 XOR_AD ,  
221 XOR_AE ,  
222 XOR_AH ,  
223 XOR_AL ,  
224 XOR_AT ,  
225 XOR_AHL ,  
226  
227 CP_AA ,  
228 CP_AB ,  
229 CP_AC ,  
230 CP_AD ,  
231 CP_AE ,  
232 CP_AH ,  
233 CP_AL ,  
234 CP_AT ,  
235 CP_AHL ,  
236
```

```
237     INC_A ,  
238     INC_B ,  
239     INC_C ,  
240     INC_D ,  
241     INC_E ,  
242     INC_H ,  
243     INC_L ,  
244     INC_T ,  
245  
246  
247     INC_BC , // 16-bit  
248     INC_DE ,  
249     INC_HL ,  
250     INC_SP ,  
251     INC_TX ,  
252  
253     DEC_A ,  
254     DEC_B ,  
255     DEC_C ,  
256     DEC_D ,  
257     DEC_E ,  
258     DEC_H ,  
259     DEC_L ,  
260     DEC_T ,  
261  
262     DEC_BC , // 16-bit  
263     DEC_DE ,  
264     DEC_HL ,  
265     DEC_SP ,  
266     DEC_TX ,  
267  
268     RL_A ,  
269     RL_B ,
```

```
270     RL_C ,  
271     RL_D ,  
272     RL_E ,  
273     RL_H ,  
274     RL_L ,  
275     RL_T ,  
276  
277  
278     RLC_A ,  
279     RLC_B ,  
280     RLC_C ,  
281     RLC_D ,  
282     RLC_E ,  
283     RLC_H ,  
284     RLC_L ,  
285     RLC_T ,  
286  
287     RR_A ,  
288     RR_B ,  
289     RR_C ,  
290     RR_D ,  
291     RR_E ,  
292     RR_H ,  
293     RR_L ,  
294     RR_T ,  
295  
296     RRC_A ,  
297     RRC_B ,  
298     RRC_C ,  
299     RRC_D ,  
300     RRC_E ,  
301     RRC_H ,  
302     RRC_L ,
```

```
303     RRC_T ,  
304  
305     SLA_A ,  
306     SLA_B ,  
307     SLA_C ,  
308     SLA_D ,  
309     SLA_E ,  
310     SLA_H ,  
311     SLA_L ,  
312     SLA_T ,  
313  
314     SRA_A ,  
315     SRA_B ,  
316     SRA_C ,  
317     SRA_D ,  
318     SRA_E ,  
319     SRA_H ,  
320     SRA_L ,  
321     SRA_T ,  
322  
323     SWAP_A ,  
324     SWAP_B ,  
325     SWAP_C ,  
326     SWAP_D ,  
327     SWAP_E ,  
328     SWAP_H ,  
329     SWAP_L ,  
330     SWAP_T ,  
331  
332     SRL_A ,  
333     SRL_B ,  
334     SRL_C ,  
335     SRL_D ,
```

```
336     SRL_E ,  
337     SRL_H ,  
338     SRL_L ,  
339     SRL_T ,  
340  
341     DAA ,  
342     CPL ,  
343     SCF ,  
344     CCF ,  
345  
346     JP_R8 ,  
347     JP_NZR8 ,  
348     JP_ZR8 ,  
349     JP_NCR8 ,  
350     JP_CR8 ,  
351     JP_TX ,  
352     JP_Z_TX ,  
353     JP_NZ_TX ,  
354     JP_C_TX ,  
355     JP_NC_TX ,  
356  
357     RST_00 ,  
358     RST_08 ,  
359     RST_10 ,  
360     RST_18 ,  
361     RST_20 ,  
362     RST_28 ,  
363     RST_30 ,  
364     RST_38 ,  
365     RST_40 ,  
366     RST_48 ,  
367     RST_50 ,  
368     RST_58 ,
```

```
369 RST_60 ,  
370  
371 BIT0_A ,  
372 BIT1_A ,  
373 BIT2_A ,  
374 BIT3_A ,  
375 BIT4_A ,  
376 BIT5_A ,  
377 BIT6_A ,  
378 BIT7_A ,  
379  
380 BIT0_B ,  
381 BIT1_B ,  
382 BIT2_B ,  
383 BIT3_B ,  
384 BIT4_B ,  
385 BIT5_B ,  
386 BIT6_B ,  
387 BIT7_B ,  
388  
389 BIT0_C ,  
390 BIT1_C ,  
391 BIT2_C ,  
392 BIT3_C ,  
393 BIT4_C ,  
394 BIT5_C ,  
395 BIT6_C ,  
396 BIT7_C ,  
397  
398 BIT0_D ,  
399 BIT1_D ,  
400 BIT2_D ,  
401 BIT3_D ,
```

```
402     BIT4_D ,  
403     BIT5_D ,  
404     BIT6_D ,  
405     BIT7_D ,  
406  
407     BIT0_E ,  
408     BIT1_E ,  
409     BIT2_E ,  
410     BIT3_E ,  
411     BIT4_E ,  
412     BIT5_E ,  
413     BIT6_E ,  
414     BIT7_E ,  
415  
416     BIT0_H ,  
417     BIT1_H ,  
418     BIT2_H ,  
419     BIT3_H ,  
420     BIT4_H ,  
421     BIT5_H ,  
422     BIT6_H ,  
423     BIT7_H ,  
424  
425     BIT0_L ,  
426     BIT1_L ,  
427     BIT2_L ,  
428     BIT3_L ,  
429     BIT4_L ,  
430     BIT5_L ,  
431     BIT6_L ,  
432     BIT7_L ,  
433  
434     BIT0_T ,
```

```
435     BIT1_T ,  
436     BIT2_T ,  
437     BIT3_T ,  
438     BIT4_T ,  
439     BIT5_T ,  
440     BIT6_T ,  
441     BIT7_T ,  
442  
443     RES0_A ,  
444     RES1_A ,  
445     RES2_A ,  
446     RES3_A ,  
447     RES4_A ,  
448     RES5_A ,  
449     RES6_A ,  
450     RES7_A ,  
451  
452     RES0_B ,  
453     RES1_B ,  
454     RES2_B ,  
455     RES3_B ,  
456     RES4_B ,  
457     RES5_B ,  
458     RES6_B ,  
459     RES7_B ,  
460  
461     RES0_C ,  
462     RES1_C ,  
463     RES2_C ,  
464     RES3_C ,  
465     RES4_C ,  
466     RES5_C ,  
467     RES6_C ,
```

```
468     RES7_C ,  
469  
470     RES0_D ,  
471     RES1_D ,  
472     RES2_D ,  
473     RES3_D ,  
474     RES4_D ,  
475     RES5_D ,  
476     RES6_D ,  
477     RES7_D ,  
478  
479     RES0_E ,  
480     RES1_E ,  
481     RES2_E ,  
482     RES3_E ,  
483     RES4_E ,  
484     RES5_E ,  
485     RES6_E ,  
486     RES7_E ,  
487  
488     RES0_H ,  
489     RES1_H ,  
490     RES2_H ,  
491     RES3_H ,  
492     RES4_H ,  
493     RES5_H ,  
494     RES6_H ,  
495     RES7_H ,  
496  
497     RES0_L ,  
498     RES1_L ,  
499     RES2_L ,  
500     RES3_L ,
```

```
501     RES4_L ,  
502     RES5_L ,  
503     RES6_L ,  
504     RES7_L ,  
505  
506     RES0_T ,  
507     RES1_T ,  
508     RES2_T ,  
509     RES3_T ,  
510     RES4_T ,  
511     RES5_T ,  
512     RES6_T ,  
513     RES7_T ,  
514  
515     SET0_A ,  
516     SET1_A ,  
517     SET2_A ,  
518     SET3_A ,  
519     SET4_A ,  
520     SET5_A ,  
521     SET6_A ,  
522     SET7_A ,  
523  
524     SET0_B ,  
525     SET1_B ,  
526     SET2_B ,  
527     SET3_B ,  
528     SET4_B ,  
529     SET5_B ,  
530     SET6_B ,  
531     SET7_B ,  
532  
533     SET0_C ,
```

```
534     SET1_C ,  
535     SET2_C ,  
536     SET3_C ,  
537     SET4_C ,  
538     SET5_C ,  
539     SET6_C ,  
540     SET7_C ,  
541  
542     SET0_D ,  
543     SET1_D ,  
544     SET2_D ,  
545     SET3_D ,  
546     SET4_D ,  
547     SET5_D ,  
548     SET6_D ,  
549     SET7_D ,  
550  
551     SET0_E ,  
552     SET1_E ,  
553     SET2_E ,  
554     SET3_E ,  
555     SET4_E ,  
556     SET5_E ,  
557     SET6_E ,  
558     SET7_E ,  
559  
560     SET0_H ,  
561     SET1_H ,  
562     SET2_H ,  
563     SET3_H ,  
564     SET4_H ,  
565     SET5_H ,  
566     SET6_H ,
```

```

567     SET7_H ,
568
569     SET0_L ,
570     SET1_L ,
571     SET2_L ,
572     SET3_L ,
573     SET4_L ,
574     SET5_L ,
575     SET6_L ,
576     SET7_L ,
577
578     SET0_T ,
579     SET1_T ,
580     SET2_T ,
581     SET3_T ,
582     SET4_T ,
583     SET5_T ,
584     SET6_T ,
585     SET7_T ,
586
587     EI ,
588     DI ,
589     LATCH_INTQ ,
590     RST_IF
591
592 } GB_Z80_RISC_OPCODE;
593
594 `define DECODER_LDn_d8(n) \
595 begin \
596   RISC_OPCODE[1] = LD_`n`PC; \
597   NUM_Tcnt = 6'd8; \
598 end
599

```

```

600 `define DECODER_LDnn_d16(n1, n2) \
601 begin \
602     RISC_OPCODE[1] = LD_``n2``PC; \
603     RISC_OPCODE[3] = LD_``n1``PC; \
604     NUM_Tcnt = 6'd12; \
605 end
606
607 `define DECODER_LDnn_A(nn) \
608 begin \
609     RISC_OPCODE[1] = LD_``nn``A; \
610     NUM_Tcnt = 6'd8; \
611 end
612
613 `define DECODER_LDA_nn(nn) \
614 begin \
615     RISC_OPCODE[1] = LD_A``nn; \
616     NUM_Tcnt = 6'd8; \
617 end
618
619 `define DECODER_ADDHL_nn(n1, n2) \
620 begin \
621     RISC_OPCODE[1] = ADD_L``n2; \
622     RISC_OPCODE[2] = ADC_H``n1; \
623     NUM_Tcnt = 6'd8; \
624 end
625
626 `define DECODER_DEC_nn(nn) \
627 begin \
628     RISC_OPCODE[1] = DEC_``nn; \
629     NUM_Tcnt = 6'd8; \
630 end
631
632 `define DECODER_INC_nn(nn) \

```

```

633 begin \
634     RISC_OPCODE[1] = INC_``nn; \
635     NUM_Tcnt = 6'd8; \
636 end
637
638 `define DECODER_LD_HL_INC_A \
639 begin \
640     RISC_OPCODE[1] = LD_HLA; \
641     RISC_OPCODE[2] = INC_HL; \
642     NUM_Tcnt = 6'd8; \
643 end
644 `define DECODER_LD_HL_DEC_A \
645 begin \
646     RISC_OPCODE[1] = LD_HLA; \
647     RISC_OPCODE[2] = DEC_HL; \
648     NUM_Tcnt = 6'd8; \
649 end
650 `define DECODER_LD_A_HL_INC \
651 begin \
652     RISC_OPCODE[1] = LD_AHL; \
653     RISC_OPCODE[2] = INC_HL; \
654     NUM_Tcnt = 6'd8; \
655 end
656 `define DECODER_LD_A_HL_DEC \
657 begin \
658     RISC_OPCODE[1] = LD_AHL; \
659     RISC_OPCODE[2] = DEC_HL; \
660     NUM_Tcnt = 6'd8; \
661 end
662 `define DECODER_INC_MEM_HL \
663 begin \
664     RISC_OPCODE[1] = LD_THL; \
665     RISC_OPCODE[2] = INC_T; \

```

```

666     RISC_OPCODE[3] = LD_HLT; \
667     NUM_Tcnt = 6'd12; \
668 end
669 `define DECODER_DEC_MEM_HL \
670 begin \
671     RISC_OPCODE[1] = LD_THL; \
672     RISC_OPCODE[2] = DEC_T; \
673     RISC_OPCODE[3] = LD_HLT; \
674     NUM_Tcnt = 6'd12; \
675 end
676 `define DECODER_LD_MEM_HL_d8 \
677 begin \
678     RISC_OPCODE[1] = LD_TPC; \
679     RISC_OPCODE[3] = LD_HLT; \
680     NUM_Tcnt = 6'd12; \
681 end
682 `define DECODER_LD_n_MEM_HL(n) \
683 begin \
684     RISC_OPCODE[2] = LD_``n``HL; \
685     NUM_Tcnt = 6'd8; \
686 end
687 `define DECODER_LD_MEM_HL_n(n) \
688 begin \
689     RISC_OPCODE[2] = LD_HL``n; \
690     NUM_Tcnt = 6'd8; \
691 end
692 `define DECODER_ALU_op_n(op, n) \
693 begin \
694     RISC_OPCODE[0] = ``op``_A``n; \
695 end
696 `define DECODER_ALU_op_d8(op) \
697 begin \

```

```

699     RISC_OPCODE[1] = LD_TPC; \
700     RISC_OPCODE[2] = ``op``_AT; \
701     NUM_Tcnt = 6'd8; \
702 end
703
704 `define DECODER_ALU_op_MEM_HL(op) \
705 begin \
706     RISC_OPCODE[2] = ``op``_A``HL; \
707     NUM_Tcnt = 6'd8; \
708 end
709
710 `define DECODER_RET \
711 begin \
712     RISC_OPCODE[1] = LD_PC1SP; \
713     RISC_OPCODE[2] = INC_SP; \
714     RISC_OPCODE[3] = LD_PChSP; \
715     RISC_OPCODE[4] = INC_SP; \
716     NUM_Tcnt = 6'd16; \
717 end
718
719 `define DECODER_RETI \
720 begin \
721     RISC_OPCODE[1] = LD_PC1SP; \
722     RISC_OPCODE[2] = INC_SP; \
723     RISC_OPCODE[3] = LD_PChSP; \
724     RISC_OPCODE[4] = INC_SP; \
725     RISC_OPCODE[5] = EI; \
726     NUM_Tcnt = 6'd16; \
727 end
728
729 `define DECODER_RET_NZ \
730 begin \
731     if (!FLAG[7]) \

```

```

732     begin \
733         RISC_OPCODE[3] = LD_PC1SP; \
734         RISC_OPCODE[4] = INC_SP; \
735         RISC_OPCODE[5] = LD_PChSP; \
736         RISC_OPCODE[6] = INC_SP; \
737     end \
738     NUM_Tcnt = FLAG[7] ? 6'd8 : 6'd20; \
739 end
740
741 `define DECODER_RET_Z \
742 begin \
743     if (FLAG[7]) \
744         begin \
745             RISC_OPCODE[3] = LD_PC1SP; \
746             RISC_OPCODE[4] = INC_SP; \
747             RISC_OPCODE[5] = LD_PChSP; \
748             RISC_OPCODE[6] = INC_SP; \
749         end \
750     NUM_Tcnt = FLAG[7] ? 6'd20 : 6'd8; \
751 end
752
753 `define DECODER_RET_C \
754 begin \
755     if (FLAG[4]) \
756         begin \
757             RISC_OPCODE[3] = LD_PC1SP; \
758             RISC_OPCODE[4] = INC_SP; \
759             RISC_OPCODE[5] = LD_PChSP; \
760             RISC_OPCODE[6] = INC_SP; \
761         end \
762     NUM_Tcnt = FLAG[4] ? 6'd20 : 6'd8; \
763 end
764

```

```

765 `define DECODER_RET_NC \
766 begin \
767   if (!FLAG[4]) \
768     begin \
769       RISC_OPCODE[3] = LD_PC1SP; \
770       RISC_OPCODE[4] = INC_SP; \
771       RISC_OPCODE[5] = LD_PChSP; \
772       RISC_OPCODE[6] = INC_SP; \
773     end \
774   NUM_Tcnt = FLAG[4] ? 6'd8 : 6'd20; \
775 end
776
777 `define DECODER_PUSH_nn(n1, n2) \
778 begin \
779   RISC_OPCODE[2] = DEC_SP; \
780   RISC_OPCODE[3] = LD_SP``n1; \
781   RISC_OPCODE[4] = DEC_SP; \
782   RISC_OPCODE[5] = LD_SP``n2; \
783   NUM_Tcnt = 6'd16; \
784 end
785
786 `define DECODER_POP_nn(n1, n2) \
787 begin \
788   RISC_OPCODE[2] = LD_``n2``SP; \
789   RISC_OPCODE[3] = INC_SP; \
790   RISC_OPCODE[4] = LD_``n1``SP; \
791   RISC_OPCODE[5] = INC_SP; \
792   NUM_Tcnt = 6'd12; \
793 end
794
795 `define DECODER_JP_Z_a16 \
796 begin \
797   RISC_OPCODE[1] = LD_XPC; \

```

```

798     RISC_OPCODE[3] = LD_TPC; \
799     RISC_OPCODE[6] = JP_Z_TX; \
800     NUM_Tcnt = FLAG[7] ? 6'd16 : 6'd12; \
801 end
802
803 `define DECODER_JP_NZ_a16 \
804 begin \
805     RISC_OPCODE[1] = LD_XPC; \
806     RISC_OPCODE[3] = LD_TPC; \
807     RISC_OPCODE[6] = JP_NZ_TX; \
808     NUM_Tcnt = FLAG[7] ? 6'd12 : 6'd16; \
809 end
810
811 `define DECODER_JP_C_a16 \
812 begin \
813     RISC_OPCODE[1] = LD_XPC; \
814     RISC_OPCODE[3] = LD_TPC; \
815     RISC_OPCODE[6] = JP_C_TX; \
816     NUM_Tcnt = FLAG[4] ? 6'd16 : 6'd12; \
817 end
818
819 `define DECODER_JP_NC_a16 \
820 begin \
821     RISC_OPCODE[1] = LD_XPC; \
822     RISC_OPCODE[3] = LD_TPC; \
823     RISC_OPCODE[6] = JP_NC_TX; \
824     NUM_Tcnt = FLAG[4] ? 6'd12 : 6'd16; \
825 end
826
827
828 `define DECODER_JP_a16 \
829 begin \
830     RISC_OPCODE[1] = LD_XPC; \

```

```

831     RISC_OPCODE[3] = LD_TPC; \
832     RISC_OPCODE[6] = JP_TX; \
833     NUM_Tcnt = 6'd16; \
834 end
835
836 `define DECODER_CALL_a16 \
837 begin \
838     RISC_OPCODE[2] = LD_XPC; \
839     RISC_OPCODE[3] = LD_TPC; \
840     RISC_OPCODE[5] = DEC_SP; \
841     RISC_OPCODE[6] = LD_SPPCh; \
842     RISC_OPCODE[7] = DEC_SP; \
843     RISC_OPCODE[8] = LD_SPPCl; \
844     RISC_OPCODE[9] = JP_TX; \
845     NUM_Tcnt = 6'd24; \
846 end
847
848 `define DECODER_CALL_Z_a16 \
849 begin \
850     RISC_OPCODE[2] = LD_XPC; \
851     RISC_OPCODE[3] = LD_TPC; \
852     if (FLAG[7]) \
853         begin \
854             RISC_OPCODE[5] = DEC_SP; \
855             RISC_OPCODE[6] = LD_SPPCh; \
856             RISC_OPCODE[7] = DEC_SP; \
857             RISC_OPCODE[8] = LD_SPPCl; \
858             RISC_OPCODE[9] = JP_Z_TX; \
859         end \
860     NUM_Tcnt = FLAG[7] ? 6'd24 : 6'd12; \
861 end
862
863 `define DECODER_CALL_NZ_a16 \

```

```

864 begin \
865     RISC_OPCODE[2] = LD_XPC; \
866     RISC_OPCODE[3] = LD_TPC; \
867     if (!FLAG[7]) \
868         begin \
869             RISC_OPCODE[5] = DEC_SP; \
870             RISC_OPCODE[6] = LD_SPPCh; \
871             RISC_OPCODE[7] = DEC_SP; \
872             RISC_OPCODE[8] = LD_SPPC1; \
873             RISC_OPCODE[9] = JP_NZ_TX; \
874         end \
875     NUM_Tcnt = FLAG[7] ? 6'd12 : 6'd24; \
876 end
877
878 `define DECODER_CALL_C_a16 \
879 begin \
880     RISC_OPCODE[2] = LD_XPC; \
881     RISC_OPCODE[3] = LD_TPC; \
882     if (FLAG[4]) \
883         begin \
884             RISC_OPCODE[5] = DEC_SP; \
885             RISC_OPCODE[6] = LD_SPPCh; \
886             RISC_OPCODE[7] = DEC_SP; \
887             RISC_OPCODE[8] = LD_SPPC1; \
888             RISC_OPCODE[9] = JP_C_TX; \
889         end \
890     NUM_Tcnt = FLAG[4] ? 6'd24 : 6'd12; \
891 end
892
893 `define DECODER_CALL_NC_a16 \
894 begin \
895     RISC_OPCODE[2] = LD_XPC; \
896     RISC_OPCODE[3] = LD_TPC; \

```

```

897     if (!FLAG[4]) \
898     begin \
899         RISC_OPCODE[5] = DEC_SP; \
900         RISC_OPCODE[6] = LD_SPPCh; \
901         RISC_OPCODE[7] = DEC_SP; \
902         RISC_OPCODE[8] = LD_SPPC1; \
903         RISC_OPCODE[9] = JP_NC_TX; \
904     end \
905     NUM_Tcnt = FLAG[4] ? 6'd12 : 6'd24; \
906 end
907
908 `define DECODER_RST(addr) \
909 begin \
910     RISC_OPCODE[2] = DEC_SP; \
911     RISC_OPCODE[3] = LD_SPPCh; \
912     RISC_OPCODE[4] = DEC_SP; \
913     RISC_OPCODE[5] = LD_SPPC1; \
914     RISC_OPCODE[6] = RST_``addr; \
915     NUM_Tcnt = 6'd16; \
916 end
917
918 // Read/Write timing is important for TIMER
919 `define DECODER_LDH_a8_A \
920 begin \
921     RISC_OPCODE[1] = LD_TPC; \
922     RISC_OPCODE[3] = LD_HTA; \
923     NUM_Tcnt = 6'd12; \
924 end
925
926 `define DECODER_LDH_A_a8 \
927 begin \
928     RISC_OPCODE[1] = LD_TPC; \
929     RISC_OPCODE[3] = LD_AHT; \

```

```

930     NUM_Tcnt = 6'd12; \
931 end
932
933 `define DECODER_LDH_C_A \
934 begin \
935     RISC_OPCODE[2] = LD_HCA; \
936     NUM_Tcnt = 6'd8; \
937 end
938
939 `define DECODER_LDH_A_C \
940 begin \
941     RISC_OPCODE[2] = LD_AHC; \
942     NUM_Tcnt = 6'd8; \
943 end
944
945 `define DECODER_ADD_SP_R8 \
946 begin \
947     RISC_OPCODE[1] = LD_TPC; \
948     RISC_OPCODE[3] = ADD_SPT; \
949     NUM_Tcnt = 6'd16; \
950 end
951
952 `define DECODER_LD_HL_SPR8 \
953 begin \
954     RISC_OPCODE[1] = LD_TPC; \
955     RISC_OPCODE[3] = LD_HL_SPR8; \
956     NUM_Tcnt = 6'd12; \
957 end
958
959 `define DECODER_LD_a16_SP \
960 begin \
961     RISC_OPCODE[1] = LD_XPC; \
962     RISC_OPCODE[3] = LD_TPC; \

```

```

963     RISC_OPCODE[6] = LD_TXSP1; \
964     RISC_OPCODE[7] = INC_TX; \
965     RISC_OPCODE[8] = LD_TXSPH; \
966     NUM_Tcnt = 6'd20; \
967 end
968
969 `define DECODER_LD_a16_A \
970 begin \
971     RISC_OPCODE[1] = LD_XPC; \
972     RISC_OPCODE[3] = LD_TPC; \
973     RISC_OPCODE[5] = LD_TXA; \
974     NUM_Tcnt = 6'd16; \
975 end
976
977 `define DECODER_LD_A_a16 \
978 begin \
979     RISC_OPCODE[1] = LD_XPC; \
980     RISC_OPCODE[3] = LD_TPC; \
981     RISC_OPCODE[5] = LD_ATX; \
982     NUM_Tcnt = 6'd16; \
983 end
984
985 `define DECODER_CB_ALU_op_MEM_HL(op) \
986 begin \
987     RISC_OPCODE[2] = LD_THL; \
988     RISC_OPCODE[3] = `op`_T; \
989     RISC_OPCODE[4] = LD_HLT; \
990     NUM_Tcnt = 6'd12; \
991 end
992
993 `define DECODER_CB_BIT_op_b_n(op, b, n) \
994 begin \
995     RISC_OPCODE[0] = `op`_`b`_`n; \

```

```

996 end

997

998 // Cycle count is wrong on the html

999 `define DECODER_CB_BIT_op_b_MEM_HL(op, b) \
1000 begin \
1001     RISC_OPCODE[1] = LD_THL; \
1002     RISC_OPCODE[2] = ``op` ```b` ``_T; \
1003     NUM_Tcnt = 6'd8; \
1004 end

1005

1006 `define DECODER_CB_RES_SET_op_b_MEM_HL(op, b) \
1007 begin \
1008     RISC_OPCODE[1] = LD_THL; \
1009     RISC_OPCODE[2] = ``op` ```b` ``_T; \
1010     RISC_OPCODE[3] = LD_HLT; \
1011     NUM_Tcnt = 6'd12; \
1012 end

1013

1014 `define DECODER_INTR(addr) \
1015 begin \
1016     RISC_OPCODE[0] = DI; \
1017     RISC_OPCODE[1] = DEC_SP; \
1018     RISC_OPCODE[2] = LD_SPPCh; \
1019     RISC_OPCODE[3] = LATCH_INTQ; \
1020     RISC_OPCODE[4] = RST_IF; \
1021     RISC_OPCODE[5] = DEC_SP; \
1022     RISC_OPCODE[6] = LD_SPPCl; \
1023     RISC_OPCODE[7] = RST_``addr; \
1024     NUM_Tcnt = 6'd20; \
1025 end

1026

```

```
1027 `endif
```

Listing C.3: GB\_Z80\_DECODER.vh

```
1 /* This are the ALU OPCODEs */
2 `ifndef GB_Z80_ALU_H
3 `define GB_Z80_ALU_H
4
5 typedef enum
6 {
7     ALU_NOP ,
8     ALU_ADD ,
9     ALU_ADC ,
10    ALU_SUB ,
11    ALU_SBC ,
12    ALU_CP ,
13    ALU_AND ,
14    ALU_OR ,
15    ALU_XOR ,
16    ALU_INC ,
17    ALU_DEC ,
18    ALU_CPL ,
19    ALU_BIT ,
20    ALU_SET ,
21    ALU_RES ,
22    ALU_INC16 , // 16 bit alu operation
23    ALU_DEC16 , // 16 bit alu operation
24    ALU_DAA ,
25
26    /* Shifter Operations */
27    SHIFTER_SWAP ,
28    SHIFTER_RLC ,
29    SHIFTER_RL ,
30    SHIFTER_RRC ,
```

```

31     SHIFTER_RR ,
32     SHIFTER_SLA ,
33     SHIFTER_SRA ,
34     SHIFTER_SRL
35
36 } GB_Z80_ALU_OPCODE;
37
38 `endif

```

Listing C.4: GB\_Z80\_ALU.vh

```

1 `timescale 1ns / 1ns
2
3 //`include "PPU.vh"
4 `define NO_BOOT 0
5
6 module PPU3
7 (
8     input logic clk,
9     input logic rst,
10
11    input logic [15:0] ADDR,
12    input logic WR,
13    input logic RD,
14    input logic [7:0] MMIO_DATA_out,
15    output logic [7:0] MMIO_DATA_in,
16
17    output logic IRQ_V_BLANK,
18    output logic IRQ_LCDC,
19
20    output logic [1:0] PPU_MODE,
21
22    output logic PPU_RD,
23    output logic [15:0] PPU_ADDR,

```

```

24     input logic [7:0] PPU_DATA_in ,
25
26     output logic [1:0] PX_OUT ,
27     output logic PX_valid
28 );
29
30 logic [7:0] LCDC , STAT , SCX , SCY , LYC , DMA , BGP , OBP0 , OBP1 , WX , WY; // 
31             Register alias
32
33 logic [7:0] FF40 , FF40_NEXT;
34 assign LCDC = FF40;
35
36 logic [7:0] FF41 , FF41_NEXT;
37 assign STAT = FF41;
38
39 logic [7:0] FF42 , FF42_NEXT;
40 assign SCY = FF42;
41
42 logic [7:0] FF43 , FF43_NEXT;
43 assign SCX = FF43;
44
45 logic [7:0] FF44;
46
47 logic [7:0] FF45 , FF45_NEXT;
48 assign LYC = FF45;
49
50 logic [7:0] FF46 , FF46_NEXT;
51 assign DMA = FF46;
52
53 logic [7:0] FF47 , FF47_NEXT;
54 assign BGP = FF47;
55 logic [7:0] FF48 , FF48_NEXT;

```

```

56 assign OBP0 = {FF48[7:2], 2'b00}; // Last 2 bits are not used
57
58 logic [7:0] FF49, FF49_NEXT;
59 assign OBP1 = {FF49[7:2], 2'b00};
60
61 logic [7:0] FF4A, FF4A_NEXT;
62 assign WY = FF4A;
63
64 logic [7:0] FF4B, FF4B_NEXT;
65 assign WX = FF4B;
66
67 typedef enum {OAM_SEARCH, RENDER, H_BLANK, V_BLANK} PPU_STATE_t;
68
69 PPU_STATE_t PPU_STATE, PPU_STATE_NEXT;
70
71 // Current Coordinates
72 logic [7:0] LX, LX_NEXT; // LX starts from 0, LCD starts from LX + SCX & 7
73 logic [7:0] LY, LY_NEXT;
74 assign FF44 = LY;
75
76
77 // OAM Machine
78 logic OAM_SEARCH_GO;
79 logic [15:0] OAM_SEARCH_PPU_ADDR;
80
81 // BGWD Machine
82 logic BGWD_RENDER_GO;
83 logic SHIFT_REG_GO;
84
85 // Current Rendering Tile Map Pattern Number
86 logic [7:0] BG_MAP;
87 logic [7:0] WD_MAP;
88 logic [7:0] SP_MAP;

```

```

89
90 // PPU Running Counter for every 60Hz refresh
91 shortint unsigned PPU_CNT, PPU_CNT_NEXT;
92 logic [2:0] SCX_CNT, SCX_CNT_NEXT;
93
94 //assign IRQ_V_BLANK = (LY == 144 && PPU_CNT == 0);
95
96 // Sprite Logic
97 logic isSpriteOnLine;
98 assign isSpriteOnLine = (((PPU_DATA_in + (LCD[2] << 3)) > (LY + 8)) && (
99   PPU_DATA_in <= (LY + 16)));
100 logic [3:0] sp_table_cnt; //sp_table_cnt_next;
101 logic [5:0] sp_name_table [0:9]; //logic [5:0] sp_name_table_next [0:9];
102 logic [7:0] sp_name_table_x [0:9];
103
104 genvar sp_n_gi;
105 generate
106   for (sp_n_gi = 0; sp_n_gi < 10; sp_n_gi++)
107     begin : sp_n_gen
108       assign sp_name_table_x[sp_n_gi] = {sp_name_table[sp_n_gi], 2'b00};
109     end
110   endgenerate
111
112 logic [7:0] sp_y_table [0:9]; //logic [7:0] sp_y_table_next [0:9];
113 logic [7:0] sp_x_table [0:9]; //logic [7:0] sp_x_table_next [0:9];
114 logic sp_found; //sp_found_next; // Search Result
115 logic isHitSP; // is there a sprite to fetch on current X?
116 logic [3:0] sp_to_fetch;
117 logic [9:0] sp_not_used, sp_not_used_next; // which sprite has been used
118 //logic [15:0] SPRITE_PPU_ADDR;
119 logic [9:0] SP_SHIFT_REG_LOAD;
120 logic [8:0] SP_TILE_DATA0, SP_TILE_DATA1;

```

```

121 logic [1:0] SP_PX_MAP [9:0];
122 logic [3:0] SP_NEXT_SLOT, SP_NEXT_SLOT_NEXT;
123 logic [2:0] SP_CNT;
124 logic [7:0] SP_FLAG;
125 logic [1:0] SP_PRIPN [0:9];
126 logic [1:0] SP_PRIPN_NEXT [0:9];
127
128 PPU_SHIFT_REG SP_SHIFT_REG9(.clk(clk), .rst(rst), .data('{SP_TILE_DATA1,
    SP_TILE_DATA0}), .go(SHIFT_REG_GO), .load(SP_SHIFT_REG_LOAD[9]), .q(
    SP_PX_MAP[9]));
129 PPU_SHIFT_REG SP_SHIFT_REG8(.clk(clk), .rst(rst), .data('{SP_TILE_DATA1,
    SP_TILE_DATA0}), .go(SHIFT_REG_GO), .load(SP_SHIFT_REG_LOAD[8]), .q(
    SP_PX_MAP[8]));
130 PPU_SHIFT_REG SP_SHIFT_REG7(.clk(clk), .rst(rst), .data('{SP_TILE_DATA1,
    SP_TILE_DATA0}), .go(SHIFT_REG_GO), .load(SP_SHIFT_REG_LOAD[7]), .q(
    SP_PX_MAP[7]));
131 PPU_SHIFT_REG SP_SHIFT_REG6(.clk(clk), .rst(rst), .data('{SP_TILE_DATA1,
    SP_TILE_DATA0}), .go(SHIFT_REG_GO), .load(SP_SHIFT_REG_LOAD[6]), .q(
    SP_PX_MAP[6]));
132 PPU_SHIFT_REG SP_SHIFT_REG5(.clk(clk), .rst(rst), .data('{SP_TILE_DATA1,
    SP_TILE_DATA0}), .go(SHIFT_REG_GO), .load(SP_SHIFT_REG_LOAD[5]), .q(
    SP_PX_MAP[5]));
133 PPU_SHIFT_REG SP_SHIFT_REG4(.clk(clk), .rst(rst), .data('{SP_TILE_DATA1,
    SP_TILE_DATA0}), .go(SHIFT_REG_GO), .load(SP_SHIFT_REG_LOAD[4]), .q(
    SP_PX_MAP[4]));
134 PPU_SHIFT_REG SP_SHIFT_REG3(.clk(clk), .rst(rst), .data('{SP_TILE_DATA1,
    SP_TILE_DATA0}), .go(SHIFT_REG_GO), .load(SP_SHIFT_REG_LOAD[3]), .q(
    SP_PX_MAP[3]));
135 PPU_SHIFT_REG SP_SHIFT_REG2(.clk(clk), .rst(rst), .data('{SP_TILE_DATA1,
    SP_TILE_DATA0}), .go(SHIFT_REG_GO), .load(SP_SHIFT_REG_LOAD[2]), .q(
    SP_PX_MAP[2]));
136 PPU_SHIFT_REG SP_SHIFT_REG1(.clk(clk), .rst(rst), .data('{SP_TILE_DATA1,
    SP_TILE_DATA0}), .go(SHIFT_REG_GO), .load(SP_SHIFT_REG_LOAD[1]), .q(

```

```

        SP_PX_MAP[1]));

137 PPU_SHIFT_REG SP_SHIFT_REG0(.clk(clk), .rst(rst), .data('{SP_TILE_DATA1,
    SP_TILE_DATA0}), .go(SHIFT_REG_GO), .load(SP_SHIFT_REG_LOAD[0]), .q(
        SP_PX_MAP[0]));

138

139 // Fetch Logic

140 localparam OAM_BASE = 16'hFE00;
141 logic [15:0] VRAM_DATA_BASE;
142 assign VRAM_DATA_BASE = LCDC[4] ? 16'h8000 : 16'h9000;
143
144 // LY + SCY is the effictive Y for Background, LX - 8 is the effective X
    for Background
145 // LY - WY is the effective Y for Window, LX - WX - 1 is the effective X
    for Window
146 `define GET_BG_TILE_ON_LINE_AT_x(x) (16'h9800 | {LCDC[3], 10'b0}) | {((LY
    + SCY) & 8'hF8), 2'b00} | (((`x + SCX) & 8'hF8) >> 3)
147 `define GET_xth_BG_TILE_DATA0(x) LCDC[4] ? VRAM_DATA_BASE + {`x, 4'b0} |
    {(LY + SCY) & 7, 1'b0} : VRAM_DATA_BASE -{`x[7], 11'b0} + {`x[6:0],
    4'b0} | {(LY + SCY) & 8'h07, 1'b0}
148 `define GET_xth_BG_TILE_DATA1(x) LCDC[4] ? VRAM_DATA_BASE + {`x, 4'b0} |
    {(LY + SCY) & 7, 1'b1} : VRAM_DATA_BASE -{`x[7], 11'b0} + {`x[6:0],
    4'b0} | {(LY + SCY) & 8'h07, 1'b1}
149 `define GET_WD_TILE_ON_LINE_AT_x(x) (16'h9800 | {LCDC[6], 10'b0}) | {((LY
    - WY) & 8'hF8), 2'b00} | (((`x - WX - 1) & 8'hF8) >> 3)
150 `define GET_xth_WD_TILE_DATA0(x) LCDC[4] ? VRAM_DATA_BASE + {`x, 4'b0} |
    {(LY - WY) & 7, 1'b0} : VRAM_DATA_BASE -{`x[7], 11'b0} + {`x[6:0],
    4'b0} | {(LY - WY) & 8'h07, 1'b0}
151 `define GET_xth_WD_TILE_DATA1(x) LCDC[4] ? VRAM_DATA_BASE + {`x, 4'b0} |
    {(LY - WY) & 7, 1'b1} : VRAM_DATA_BASE -{`x[7], 11'b0} + {`x[6:0],
    4'b0} | {(LY - WY) & 8'h07, 1'b1}
152 `define GET_xth_SP_TILE_DATA0(x) SP_FLAG[6] ? 16'h8000 + ({`x, 4'b0} |
    (((8 + (LCDC[2] << 3) + sp_y_table[sp_to_fetch] - LY - 16 - 1) & 15) <<
    1)) : 16'h8000 + ({`x, 4'b0} | (((LY + 16 - sp_y_table[sp_to_fetch])

```

```

    & 15) << 1))

153 `define GET_xth_SP_TILE_DATA1(x) SP_FLAG[6] ? 16'h8000 + ({``x, 4'b0} |
    (((8 + (LCDC[2] << 3) + sp_y_table[sp_to_fetch] - LY - 16 - 1) & 15) <<
     1)) + 1 : 16'h8000 + ({``x, 4'b0} | (((LY + 16 - sp_y_table[
    sp_to_fetch]) & 15) << 1)) + 1

154

155 logic isHitWD;

156

157 // Fetched Data

158 logic [15:0] BGWD_PPU_ADDR;

159 //logic bgwd_to_fetch;

160 logic [2:0] BGWD_CNT;

161 logic [7:0] BGWD_MAP;

162 logic [7:0] BGWD_TILE_DATA0, BGWD_TILE_DATA1;

163 logic isFetchWD, isFetchWD_NEXT;

164 logic FIRST_FETCH_WD_DONE, FIRST_FETCH_WD_DONE_NEXT;

165 logic [1:0] BGWD_PX_MAP_A, BGWD_PX_MAP_B;

166 logic BGWD_SHIFT_REG_SEL, BGWD_SHIFT_REG_SEL_NEXT; // 0 selects A, 1
    selects B, selected shift register will run, unselected one will load

167 logic [1:0] BGWD_SHIFT_REG_LOAD;

168

169 PPU_SHIFT_REG BGWD_SHIFT_REG_A (.clk(clk), .rst(rst), .data('{

    BGWD_TILE_DATA1, BGWD_TILE_DATA0}), .go(SHIFT_REG_GO && !
    BGWD_SHIFT_REG_SEL), .load(BGWD_SHIFT_REG_LOAD[0]), .q(BGWD_PX_MAP_A));

170 PPU_SHIFT_REG BGWD_SHIFT_REG_B (.clk(clk), .rst(rst), .data('{

    BGWD_TILE_DATA1, BGWD_TILE_DATA0}), .go(SHIFT_REG_GO &&
    BGWD_SHIFT_REG_SEL), .load(BGWD_SHIFT_REG_LOAD[1]), .q(BGWD_PX_MAP_B));

171

172 // Display Logic

173

174 logic [1:0] BGWD_PX_MAP;

175 assign BGWD_PX_MAP = BGWD_SHIFT_REG_SEL ? BGWD_PX_MAP_B : BGWD_PX_MAP_A;

176 logic [1:0] BGWD_PX_DATA;

```

```

177
178 assign BGWD_PX_DATA = {BGP[{BGWD_PX_MAP, 1'b1}], BGP[{BGWD_PX_MAP, 1'b0}]};
179
180 always_comb
181 begin
182     PX_OUT = BGWD_PX_DATA;
183     if (LCDC[1]) // Sprite Display?
184         begin
185             for (int i = 9 ; i > -1 ; i --)
186                 begin
187                     if (SP_PRIPN[i][1] && (SP_PX_MAP[i] != 2'b00)) // SP below
188                         BGWD
189                         begin
190                             PX_OUT = SP_PRIPN[i][0] ? {OBP1[{SP_PX_MAP[i], 1'b1}],
191                                         OBP1[{SP_PX_MAP[i], 1'b0}]} : {OBPO[{SP_PX_MAP[i], 1'b1}],
192                                         OBPO[{SP_PX_MAP[i], 1'b0}]};
193                         end
194                     end
195                 end
196             if (LCDC[0]) // BG Display?
197                 begin
198                     PX_OUT = (BGWD_PX_MAP == 2'b00) ? PX_OUT : BGWD_PX_DATA;
199                 end
200             if (LCDC[1]) // Sprite Display?
201                 begin
202                     for (int i = 9 ; i > -1 ; i --)
203                         begin
204                             if (!SP_PRIPN[i][1] && (SP_PX_MAP[i] != 2'b00)) // SP above
205                         BGWD
206                         begin
207                             PX_OUT = SP_PRIPN[i][0] ? {OBP1[{SP_PX_MAP[i], 1'b1}],
208                                         OBP1[{SP_PX_MAP[i], 1'b0}]} : {OBPO[{SP_PX_MAP[i], 1'b1}],
209                                         OBPO[{SP_PX_MAP[i], 1'b0}]};
```

```

204         end
205     end
206 end
207
208
209
210 logic BGWD_SHIFT_REG_A_VALID , BGWD_SHIFT_REG_A_VALID_NEXT ;
211 logic BGWD_SHIFT_REG_B_VALID , BGWD_SHIFT_REG_B_VALID_NEXT ;
212
213 logic [2:0] RENDER_CNT , RENDER_CNT_NEXT ;
214
215 /* STAT Interrupts */
216 logic IRQ_STAT , IRQ_STAT_NEXT; // The Internal IRQ signal, IRQ_LCDC
217             Triggered on the rising edge of this
218
219 always_ff @(posedge clk)
220 begin
221     if (rst) IRQ_STAT <= 0;
222     else IRQ_STAT <= IRQ_STAT_NEXT;
223 end
224
225 always_comb
226 begin
227     IRQ_STAT_NEXT = (FF41_NEXT[6] && LY == LYC) ||
228                     (FF41_NEXT[3] && PPU_STATE == H_BLANK) ||
229                     (FF41_NEXT[5] && PPU_STATE == OAM_SEARCH) ||
230                     ((FF41_NEXT[4] || FF41_NEXT[5]) && PPU_STATE == V_BLANK);
231     IRQ_STAT_NEXT = IRQ_STAT_NEXT & LCDC[7];
232 end
233 assign IRQ_LCDC = IRQ_STAT_NEXT && !IRQ_STAT;
234
235 /* Register State Machine */

```

```

236 always_ff @ (posedge clk)
237 begin
238   if (rst)
239     begin
240       FF40 <= `NO_BOOT ? 8'h91 : 0;
241       FF41 <= 0;
242       FF42 <= 0;
243       FF43 <= 0;
244       FF45 <= 0;
245       FF46 <= 0;
246       FF47 <= `NO_BOOT ? 8'hFC : 0;
247       FF48 <= `NO_BOOT ? 8'hFF : 0;
248       FF49 <= `NO_BOOT ? 8'hFF : 0;
249       FF4A <= 0;
250       FF4B <= 0;
251     end
252   else
253     begin
254       FF40 <= FF40_NEXT;
255       FF41 <= FF41_NEXT;
256       FF42 <= FF42_NEXT;
257       FF43 <= FF43_NEXT;
258       FF45 <= FF45_NEXT;
259       FF46 <= FF46_NEXT;
260       FF47 <= FF47_NEXT;
261       FF48 <= FF48_NEXT;
262       FF49 <= FF49_NEXT;
263       FF4A <= FF4A_NEXT;
264       FF4B <= FF4B_NEXT;
265     end
266   end
267
268 always_comb

```

```

269 begin
270     FF40_NEXT = (WR && (ADDR == 16'hFF40)) ? MMIO_DATA_out : FF40;
271     FF41_NEXT = (WR && (ADDR == 16'hFF41)) ? {MMIO_DATA_out[7:3], FF41
272 [2:0]} : {FF41[7:3], LYC == LY, PPU_MODE};
273     FF42_NEXT = (WR && (ADDR == 16'hFF42)) ? MMIO_DATA_out : FF42;
274     FF43_NEXT = (WR && (ADDR == 16'hFF43)) ? MMIO_DATA_out : FF43;
275     FF45_NEXT = (WR && (ADDR == 16'hFF45)) ? MMIO_DATA_out : FF45;
276     FF46_NEXT = (WR && (ADDR == 16'hFF46)) ? MMIO_DATA_out : FF46;
277     FF47_NEXT = (WR && (ADDR == 16'hFF47)) ? MMIO_DATA_out : FF47;
278     FF48_NEXT = (WR && (ADDR == 16'hFF48)) ? MMIO_DATA_out : FF48;
279     FF49_NEXT = (WR && (ADDR == 16'hFF49)) ? MMIO_DATA_out : FF49;
280     FF4A_NEXT = (WR && (ADDR == 16'hFF4A)) ? MMIO_DATA_out : FF4A;
281     FF4B_NEXT = (WR && (ADDR == 16'hFF4B)) ? MMIO_DATA_out : FF4B;
282     case (ADDR)
283         16'hFF40: MMIO_DATA_in = FF40;
284         16'hFF41: MMIO_DATA_in = {1'b1, FF41[6:0]};
285         16'hFF42: MMIO_DATA_in = FF42;
286         16'hFF43: MMIO_DATA_in = FF43;
287         16'hFF44: MMIO_DATA_in = FF44;
288         16'hFF45: MMIO_DATA_in = FF45;
289         16'hFF46: MMIO_DATA_in = FF46;
290         16'hFF47: MMIO_DATA_in = FF47;
291         16'hFF48: MMIO_DATA_in = FF48;
292         16'hFF49: MMIO_DATA_in = FF49;
293         16'hFF4A: MMIO_DATA_in = FF4A;
294         16'hFF4B: MMIO_DATA_in = FF4B;
295         default : MMIO_DATA_in = 8'hFF;
296     endcase
297 end
298 /* PPU State Machine */
299 always_ff @(posedge clk)
300 begin

```

```

301     if (rst)
302     begin
303         PPU_STATE <= V_BLANK;
304         LX <= 0;
305         LY <= 8'h91;
306         PPU_CNT <= 0;
307
308         sp_not_used <= 10'b11_1111_1111;
309         SCX_CNT <= 0;
310         isFetchWD <= 0;
311         FIRST_FETCH_WD_DONE <= 0;
312
313         BGWD_SHIFT_REG_SEL <= 0;
314         BGWD_SHIFT_REG_A_VALID <= 0;
315         BGWD_SHIFT_REG_B_VALID <= 0;
316
317         RENDER_CNT <= 0;
318
319         SP_NEXT_SLOT <= 0;
320
321         for (int i = 0; i < 10; i++) SP_PRIPN[i] <= 0;
322     end
323
324     else
325     begin
326         PPU_STATE <= PPU_STATE_NEXT;
327         LX <= LX_NEXT;
328         LY <= LY_NEXT;
329         PPU_CNT <= PPU_CNT_NEXT;
330
331         sp_not_used <= sp_not_used_next;
332         SCX_CNT <= SCX_CNT_NEXT;
333

```

```

334     isFetchWD <= isFetchWD_NEXT;
335     FIRST_FETCH_WD_DONE <= FIRST_FETCH_WD_DONE_NEXT;
336
337     BGWD_SHIFT_REG_SEL <= BGWD_SHIFT_REG_SEL_NEXT;
338     BGWD_SHIFT_REG_A_VALID <= BGWD_SHIFT_REG_A_VALID_NEXT;
339     BGWD_SHIFT_REG_B_VALID <= BGWD_SHIFT_REG_B_VALID_NEXT;
340
341     RENDER_CNT <= RENDER_CNT_NEXT;
342
343     SP_NEXT_SLOT <= SP_NEXT_SLOT_NEXT;
344
345     for (int i = 0; i < 10; i++) SP_PRIPN[i] <= SP_PRIPN_NEXT[i];
346
347 end
348
349
350 always_comb
351 begin
352     // Registers Defaults
353     PPU_STATE_NEXT = PPU_STATE;
354     LX_NEXT = LX;
355     LY_NEXT = LY;
356     PPU_CNT_NEXT = PPU_CNT;
357
358
359     SCX_CNT_NEXT = SCX_CNT;
360
361     sp_not_used_next = sp_not_used;
362
363     isFetchWD_NEXT = isFetchWD;
364     FIRST_FETCH_WD_DONE_NEXT = FIRST_FETCH_WD_DONE;
365
366     BGWD_SHIFT_REG_SEL_NEXT = BGWD_SHIFT_REG_SEL;

```

```

367     BGWD_SHIFT_REG_A_VALID_NEXT = BGWD_SHIFT_REG_A_VALID;
368     BGWD_SHIFT_REG_B_VALID_NEXT = BGWD_SHIFT_REG_B_VALID;
369
370     RENDER_CNT_NEXT = RENDER_CNT;
371
372     SP_NEXT_SLOT_NEXT = SP_NEXT_SLOT;
373
374     for (int i = 0; i < 10; i++) SP_PRIPN_NEXT[i] = SP_PRIPN[i];
375
376 // Combinational Defaults
377
378     PPU_ADDR = 0;
379     PPU_RD = 0;
380     PPU_MODE = 2'b01; // VBLANK
381
382     OAM_SEARCH_GO = 0;
383     BGWD_RENDER_GO = 0;
384
385     isHitWD = (WY <= LY) && (LX == WX + 1) && LCDC[5];
386
387     SP_RENDER_GO = 0;
388     SP_SHIFT_REG_LOAD = 0;
389
390     SHIFT_REG_GO = 0;
391     BGWD_SHIFT_REG_LOAD = 2'b00;
392
393     PX_valid = 0;
394
395     IRQ_V_BLANK = 0;
396
397     if (LCDC[7]) // LCD Enable
398     begin
399         PPU_CNT_NEXT = PPU_CNT + 1;
400         unique case (PPU_STATE)

```

```

400      OAM_SEARCH:
401
402      begin
403          PPU_MODE = 2'b10;
404          PPU_RD = 1;
405          OAM_SEARCH_GO = 1;
406          PPU_ADDR = PPU_CNT[0] ? OAM_BASE + (PPU_CNT << 1) - 1 :
407              OAM_BASE + (PPU_CNT << 1);
408          sp_not_used_next = 10'b11_1111_1111;
409          if (PPU_CNT == 79) PPU_STATE_NEXT = RENDER;
410
411      end
412
413      RENDER:
414
415      begin
416          PPU_MODE = 2'b11;
417          PPU_RD = 1;
418          if (isHitWD && !isFetchWD)
419          begin
420              RENDER_CNT_NEXT = 0;
421              BGWD_SHIFT_REG_A_VALID_NEXT = 0;
422              BGWD_SHIFT_REG_B_VALID_NEXT = 0;
423              isFetchWD_NEXT = 1;
424
425          end
426          else if ((!BGWD_SHIFT_REG_A_VALID || !
427              BGWD_SHIFT_REG_B_VALID) && RENDER_CNT <= 6)
428
429          begin
430              BGWD_RENDER_GO = 1;
431              if (!isFetchWD)
432              begin
433                  unique case (BGWD_CNT)
434                      0: PPU_ADDR = `GET_BG_TILE_ON_LINE_AT_x(LX);
435                      1: PPU_ADDR = `GET_xth_BG_TILE_DATA0(BGWD_MAP)
436                  ;
437
438                  2: PPU_ADDR = `GET_xth_BG_TILE_DATA1(BGWD_MAP)

```

```

;

430           3 ,4 ,5 :;

431           endcase

432       end

433   else

434   begin

435       unique case (BGWD_CNT)

436           0: PPU_ADDR = `GET_WD_TILE_ON_LINE_AT_x(LX + {

437               FIRST_FETCH_WD_DONE , 3'b00);

438           1: PPU_ADDR = `GET_xth_WD_TILE_DATA0(BGWD_MAP)

439           ;

440           2: PPU_ADDR = `GET_xth_WD_TILE_DATA1(BGWD_MAP)

441           ;

442           3 ,4 ,5 :;

443           endcase

444       end

445       if (BGWD_CNT == (5 & {2'b11, !isHitSP})) // Why sprite

446           will only stall 5 - LX & 7 ?

447           begin

448               if (BGWD_SHIFT_REG_SEL)

449                   begin

450                       BGWD_SHIFT_REG_A_VALID_NEXT = 1;

451                       BGWD_SHIFT_REG_LOAD[0] = 1;

452                   end

453               else

454                   begin

455                       BGWD_SHIFT_REG_B_VALID_NEXT = 1;

456                       BGWD_SHIFT_REG_LOAD[1] = 1;

457                   end

458               if (!BGWD_SHIFT_REG_A_VALID && !

459                   BGWD_SHIFT_REG_B_VALID) BGWD_SHIFT_REG_SEL_NEXT = !BGWD_SHIFT_REG_SEL;

460               if (isFetchWD) FIRST_FETCH_WD_DONE_NEXT = 1;

461           end

```

```

457         end
458
459     else if (isHitSP)
460
461     begin
462         SP_RENDER_GO = 1;
463
464         unique case (SP_CNT)
465             0: PPU_ADDR = OAM_BASE + sp_name_table_x[
466                 sp_to_fetch] + 2; // Get Pattern Number
467
468             1: PPU_ADDR = OAM_BASE + sp_name_table_x[
469                 sp_to_fetch] + 3; // Get Attributes
470
471             2,3: PPU_ADDR = `GET_xth_SP_TILE_DATA0(LCDC[2] ? {
472                 SP_MAP[7:1], 1'b0} : SP_MAP);
473
474             4,5: PPU_ADDR = `GET_xth_SP_TILE_DATA1(LCDC[2] ? {
475                 SP_MAP[7:1], 1'b0} : SP_MAP);
476
477             endcase
478
479         if (SP_CNT == 5)
480
481         begin
482             sp_not_used_next[sp_to_fetch] = 0;
483
484             SP_SHIFT_REG_LOAD[SP_NEXT_SLOT] = 1;
485
486             SP_PRIPN_NEXT[SP_NEXT_SLOT] = {SP_FLAG[7], SP_FLAG
487                 [4]};
488
489             SP_NEXT_SLOT_NEXT = SP_NEXT_SLOT + 1;
490
491             end
492
493         end
494
495
496         if ((BGWD_SHIFT_REG_A_VALID || BGWD_SHIFT_REG_B_VALID) &&
497             !isHitSP && !(isHitWD && !isFetchWD))
498
499         begin
500
501             RENDER_CNT_NEXT = RENDER_CNT + 1;
502
503             SHIFT_REG_GO = 1;
504
505
506             if (SCX_CNT != (SCX & 7)) SCX_CNT_NEXT = SCX_CNT + 1;
507
508             else
509
510             begin

```

```

484         LX_NEXT = LX + 1;
485
486         if (LX >= 8)
487             PX_valid = 1; // On screen
488
489         end
490
491         if (RENDER_CNT == 7)
492             begin
493                 BGWD_SHIFT_REG_SEL_NEXT = !BGWD_SHIFT_REG_SEL;
494                 if (BGWD_SHIFT_REG_SEL == 0)
495                     BGWD_SHIFT_REG_A_VALID_NEXT = 0;
496
497                 else BGWD_SHIFT_REG_B_VALID_NEXT = 0;
498             end
499         end
500
501         if(LX_NEXT == 160 + 8) // Start of Horizontal Blank
502             begin
503                 PPU_STATE_NEXT = H_BLANK;
504
505                 isFetchWD_NEXT = 0;
506
507                 FIRST_FETCH_WD_DONE_NEXT = 0;
508
509                 BGWD_SHIFT_REG_A_VALID_NEXT = 0;
510
511                 BGWD_SHIFT_REG_B_VALID_NEXT = 0;
512
513                 RENDER_CNT_NEXT = 0;
514
515                 sp_not_used_next = 10'b11_1111_1111;
516
517                 SP_NEXT_SLOT_NEXT = 0;
518
519                 SCX_CNT_NEXT = 0;
520
521             end
522
523         end
524
525         H_BLANK:
526
527         begin
528             PPU_MODE = 2'b00;
529
530             if (PPU_CNT == 455) // end of line
531                 begin

```

```

516         LY_NEXT = LY + 1;
517
518         LX_NEXT = 0;
519
520         PPU_CNT_NEXT = 0;
521         PPU_STATE_NEXT = OAM_SEARCH;
522
523         if (LY_NEXT == 144)
524
525             begin
526                 PPU_STATE_NEXT = V_BLANK;
527                 IRQ_V_BLANK = 1;
528             end
529         end
530
531     end
532
533     V_BLANK:
534
535     begin
536         PPU_MODE = 2'b01;
537
538         /*
539             " Line 153 takes only a few clocks to complete (the exact
540             timings are below). The rest of
541             the clocks of line 153 are spent in line 0 in mode 1! "
542             */
543
544         if (LY == 153)
545
546             begin
547                 LY_NEXT = 0;
548
549                 LX_NEXT = 0;
550
551             end
552
553             if (PPU_CNT == 455 && LY != 0) // end of line
554
555             begin
556
557                 LY_NEXT = LY + 1;
558
559                 PPU_CNT_NEXT = 0;
560
561             end
562
563             if (PPU_CNT == 455 && LY == 0)
564
565             begin
566
567                 PPU_STATE_NEXT = OAM_SEARCH; // end of Vertical Blank

```

```

548          PPU_CNT_NEXT = 0;
549
550      end
551
552      endcase
553
554  end
555
556 else // LCD is off
557
558 begin
559     PPU_MODE = 2'b00;
560
561     LY_NEXT = 0;
562
563     LX_NEXT = 0;
564
565     PPU_CNT_NEXT = 0;
566
567     PPU_STATE_NEXT = OAM_SEARCH;
568
569     PPU_CNT_NEXT = 0;
570
571 end
572
573 /* OAM Serach Machine */
574
575 always_ff @(posedge clk)
576
577 begin
578
579     if (rst || PPU_STATE == H_BLANK) // reset at the end of the scanline
580
581     begin
582
583         sp_table_cnt <= 0;
584
585         sp_found <= 0;
586
587         for (int i = 0; i < 10; i++)
588
589             begin
590
591                 sp_y_table[i] <= 8'hFF;
592
593                 sp_x_table[i] <= 8'hFF;
594
595             end
596
597         end
598
599         else if (OAM_SEARCH_GO)
600
601             begin
602
603                 if (!PPU_CNT[0]) // even cycles
604
605                     begin

```

```

581         if (isSpriteOnLine && (sp_table_cnt < 10))
582             begin
583                 sp_table_cnt <= (sp_table_cnt + 1);
584                 sp_name_table[sp_table_cnt] <= (PPU_CNT >> 1);
585                 sp_y_table[sp_table_cnt] <= PPU_DATA_in;
586                 sp_found <= 1;
587             end
588         end
589     else // odd cycles
590         begin
591             if (sp_found)
592                 begin
593                     sp_x_table[sp_table_cnt - 1] <= PPU_DATA_in;
594                 end
595             sp_found <= 0;
596         end
597     end
598 end
599
600 /* BGWD Machine */
601 always_ff @(posedge clk)
602 begin
603     if (rst || !BGWD_RENDER_GO)
604         begin
605             BGWD_CNT <= 0;
606             BGWD_TILE_DATA0 <= 0;
607             BGWD_TILE_DATA1 <= 0;
608             BGWD_MAP <= 0;
609         end
610     else
611         begin
612             BGWD_CNT <= BGWD_CNT == 5 ? 0 : BGWD_CNT + 1;
613             unique case (BGWD_CNT)

```

```

614          0: BGWD_MAP <= PPU_DATA_in;
615          1: BGWD_TILE_DATA0 <= PPU_DATA_in;
616          2: BGWD_TILE_DATA1 <= PPU_DATA_in;
617          3,4,5:;
618      endcase
619  end
620 end
621
622 /* Sprite Machine */
623 always_ff @(posedge clk)
624 begin
625     if (rst || PPU_STATE == H_BLANK) // reset at the end of the scanline
626     begin
627         SP_CNT <= 0;
628         SP_TILE_DATA0 <= 0;
629         SP_TILE_DATA1 <= 0;
630         SP_MAP <= 0;
631         SP_FLAG <= 0;
632     end
633     else if (SP_RENDER_GO)
634     begin
635         SP_CNT <= (SP_CNT == 5) ? 0 : SP_CNT + 1;
636         unique case (SP_CNT)
637             0: SP_MAP <= PPU_DATA_in;
638             1: SP_FLAG <= PPU_DATA_in;
639             //2,3: if (!SP_FLAG[5]) SP_TILE_DATA0 <= PPU_DATA_in; else
640             SP_TILE_DATA0 <= {<<{PPU_DATA_in}};
641             //4,5: if (!SP_FLAG[5]) SP_TILE_DATA1 <= PPU_DATA_in; else
642             SP_TILE_DATA1 <= {<<{PPU_DATA_in}};
643             2: if (!SP_FLAG[5]) SP_TILE_DATA0 <= PPU_DATA_in; else
644             SP_TILE_DATA0 <= {PPU_DATA_in[0], PPU_DATA_in[1], PPU_DATA_in[2],
645             PPU_DATA_in[3], PPU_DATA_in[4], PPU_DATA_in[5], PPU_DATA_in[6],
646             PPU_DATA_in[7]};

```

```

642     4: if (!SP_FLAG[5]) SP_TILE_DATA1 <= PPU_DATA_in; else
643     SP_TILE_DATA1 <= {PPU_DATA_in[0], PPU_DATA_in[1], PPU_DATA_in[2],
644     PPU_DATA_in[3], PPU_DATA_in[4], PPU_DATA_in[5], PPU_DATA_in[6],
645     PPU_DATA_in[7]};
646
647     3,5:;
648
649     endcase
650
651   end
652
653 end
654
655
656 always_comb
657
658   begin
659     isHitSP = 0;
660
661     sp_to_fetch = 0;
662
663     if (LCDC[1])
664
665       begin
666
667         for (int i = 9; i >= 0; i--)
668
669           begin
670
671             if (sp_x_table[i] == LX && sp_not_used[i])
672
673               begin
674
675                 isHitSP = 1;
676
677                 sp_to_fetch = i;
678
679               end
680
681             end
682
683           end
684
685         end
686
687       end
688
689     end
690
691
692   end
693
694
695 endmodule
696
697
698 module PPU_SHIFT_REG
699 (
700
701   input clk,
702
703   input rst,
704
705   input logic [7:0] data [1:0],

```

```

672     input logic go,
673     input logic load,
674     output logic [1:0] q
675 );
676
677 logic [7:0] shift_reg [0:1];
678
679 always_ff @(posedge clk)
680 begin
681     if (rst)
682         begin
683             shift_reg[0] <= 0;
684             shift_reg[1] <= 0;
685         end
686     else if (load)
687         begin
688             shift_reg[0] <= data[0];
689             shift_reg[1] <= data[1];
690         end
691     else
692         begin
693             if (go)
694                 begin
695                     shift_reg[0][7:1] <= shift_reg[0][6:0];
696                     shift_reg[0][0] <= 0;
697                     shift_reg[1][7:1] <= shift_reg[1][6:0];
698                     shift_reg[1][0] <= 0;
699                 end
700             end
701         end
702
703 assign q = {shift_reg[1][7], shift_reg[0][7]};
704

```

```
705 endmodule
```

Listing C.5: PPU3.sv

```
1 `timescale 1ns / 1ns
2 //
3 ///////////////////////////////////////////////////////////////////
4 /*
5     This is the functional block of Sharp LR35902 AKA DMG-CPU
6     Clock Frequency: 4194304(2^22) Hz
7     Machine Cycle:    1048576(2^20) Hz
8     Port naming based on Gameboy1-cpboard.gif
9 */
10 ///////////////////////////////////////////////////////////////////
11
12 // All tristate signals are redesigned to be separate in/out
13 module LR35902
14 (
15     input logic clk,      // XTAL
16     input logic rst,     // Power On Reset
17     /* Video SRAM */
18     input logic [7:0] MD_in,    // video sram data
19     output logic [7:0] MD_out,   // video sram data
20     output logic [12:0] MA,
21     output logic MWR, // high active
22     output logic MCS, // high active
23     output logic MOE, // high active
24     /* LCD */
25     output logic [1:0] LD, // PPU DATA 1-0
26     output logic PX_VALID,
```

```

27     output logic CPG, // CONTROL
28
29     output logic CP, // CLOCK
30
31     output logic ST, // HORSYNC
32
33     output logic CPL, // DATALCH
34
35     output logic FR, // ALTSIGL
36
37     output logic S, // VERTSYN
38
39     /* Joy Pads */
40
41     input logic P10,
42
43     input logic P11,
44
45     input logic P12,
46
47     input logic P13,
48
49     output logic P14,
50
51     output logic P15,
52
53     /* Serial Link */
54
55     output logic S_OUT,
56
57     input logic S_IN,
58
59     input logic SCK_in, // serial link clk in
60
61     output logic SCK_out, // serial link clk out
62
63     /* Work RAM/Cartridge */
64
65     output logic CLK_GC, // Game Cartridge Clock
66
67     output logic WR, // high active
68
69     output logic RD, // high active
70
71     output logic CS, // high active
72
73     output logic [15:0] A,
74
75     input logic [7:0] D_in, // work ram/cartridge data bus
76
77     output logic [7:0] D_out, // work ram/cartridge data bus
78
79     /* Audio */
80
81     output logic [15:0] LOUT,
82
83     output logic [15:0] ROUT
84
85 );
86
87
88 /* GB-Z80 CPU */
89
90
91
92
93
94
95
96
97
98
99

```

```

60 logic [7:0] GB_Z80_D_in;
61 logic [7:0] GB_Z80_D_out;
62 logic [15:0] GB_Z80_ADDR;
63 logic GB_Z80_RD, GB_Z80_WR;
64 logic GB_Z80_HALT;
65 logic [4:0] GB_Z80_INTQ;
66
67 GB_Z80_SINGLE GB_Z80_CPU(.clk(clk), .rst(rst), .ADDR(GB_Z80_ADDR), .
68 DATA_in(GB_Z80_D_in), .DATA_out(GB_Z80_D_out),
69 .RD(GB_Z80_RD), .WR(GB_Z80_WR), .CPU_HALT(
70 GB_Z80_HALT), .INTQ(GB_Z80_INTQ));
71
72 /* Begin Peripherals for GB-Z80 */
73
74 // The Boot Rom is mapped from $0x0000 to $0x0OFF if $0xFF50 is not
75 // written before
76 logic brom_en, brom_en_next;
77 logic [7:0] DATA_BROM;
78 brom boot_rom(.addr(GB_Z80_ADDR[7:0]), .data(DATA_BROM), .clk(~clk));
79
80 /* Video RAM Region $0x8000 to $0x9FFF */
81
82 /* Cartridge RAM Region $0xA000 to $0xBFFF */
83
84
85 /* Work RAM Region $0xC000 to $0xDFFF */ /* Echo RAM Region $0xE000 to
86 $0xFDFF */
87
88 /* OAM Region $0xFE00 to $0xFE9F */ /* Reserved Unusable Region $0xFEAO to

```

```

$0xFFEEF /*

89 logic OAM_WR;
90 logic [7:0] DATA_OAM_in;
91 logic [7:0] DATA_OAM_out;
92 logic [7:0] OAM_ADDR;
93 Quartus_single_port_ram_160 OAM(.q(DATA_OAM_in), .addr(OAM_ADDR), .clk(~
    clk), .we(OAM_WR), .data(DATA_OAM_out));
94
95
96 /* Hardware IO Register Region $0xFF00 to $0xFF4B */
97 logic [7:0] FFO0, FFO0_NEXT;
98 assign P15 = FFO0[5];
99 assign P14 = FFO0[4];
100 logic [7:0] FFOF, FFOF_NEXT; // Interrupt Flag
101
102 // Sound
103 logic MMIO_SOUND_WR, MMIO_SOUND_RD;
104 logic [7:0] MMIO_SOUND_DATA_in, MMIO_SOUND_DATA_out;
105
106 SOUND2 GB_SOUND(.clk(!clk), .rst(rst), .ADDR(GB_Z80_ADDR), .WR(
    MMIO_SOUND_WR), .RD(MMIO_SOUND_RD), .MMIO_DATA_out(MMIO_SOUND_DATA_out)
    ,
    .MMIO_DATA_in(MMIO_SOUND_DATA_in), .SOUND_LEFT(LOUT), .
    SOUND_RIGHT(ROUT));
107
108
109 // Timer
110 logic MMIO_TIMER_WR, MMIO_TIMER_RD;
111 logic [7:0] MMIO_TIMER_DATA_in, MMIO_TIMER_DATA_out;
112 logic IRQ_TIMER;
113 TIMER GB_TIMER (.clk(clk), .rst(rst), .ADDR(GB_Z80_ADDR), .WR(
    MMIO_TIMER_WR), .RD(MMIO_TIMER_RD), .MMIO_DATA_out(MMIO_TIMER_DATA_out)
    ,
    .MMIO_DATA_in(MMIO_TIMER_DATA_in), .IRQ_TIMER(IRQ_TIMER));
114
```

```

115
116 // DMA Controller
117 logic [7:0] FF46;
118 logic [7:0] DMA_ADDR, DMA_ADDR_NEXT;
119 logic [7:0] DMA_SETUP_ADDR, DMA_SETUP_ADDR_NEXT;
120 logic [2:0] DMA_SETUP_CNT, DMA_SETUP_CNT_NEXT;
121 logic DMA_SETUP, DMA_SETUP_NEXT;
122 typedef enum {DMA_IDLE, DMA_GO} DMA_STATE_t;
123 DMA_STATE_t DMA_STATE, DMA_STATE_NEXT;
124 logic [9:0] DMA_CNT, DMA_CNT_NEXT;
125
126 /* Reserved Unusable Region $0xFF4C to $0xFF7F */
127
128
129 /* High RAM Region $0xFF80 to $0xFFFF */
130
131 /* Interrupt Enable Register $0xFFFF */
132 logic [7:0] FFFF, FFFF_NEXT;
133
134 assign GB_Z80_INTQ = (DMA_STATE == DMA_GO) ? 0 : FFFF_NEXT[4:0] &
135   FF0F_NEXT[4:0];
136
137 logic HRAM_WR;
138 logic [7:0] DATA_HRAM_in;
139 logic [7:0] DATA_HRAM_out;
140 Quartus_single_port_ram_128 HRAM(.q(DATA_HRAM_in), .addr(GB_Z80_ADDR[6:0])
141   , .clk(~clk), .we(HRAM_WR), .data(DATA_HRAM_out));
142
143 /* PPU */
144 logic MMIO_PPU_WR, MMIO_PPU_RD;
145 logic [7:0] MMIO_PPU_DATA_in, MMIO_PPU_DATA_out;
146 logic IRQ_V_BLANK, IRQ_LCDC;
147 logic [1:0] PPU_MODE;

```

```

146 logic PPU_RD;
147 logic [7:0] PPU_DATA_in;
148 logic [15:0] PPU_ADDR;
149 PPU3 GB_PPU(.clk(clk), .rst(rst), .ADDR(GB_Z80_ADDR), .WR(MMIO_PPU_WR), .
150 RD(MMIO_PPU_RD), .MMIO_DATA_out(MMIO_PPU_DATA_out),
151 .MMIO_DATA_in(MMIO_PPU_DATA_in), .IRQ_V_BLANK(IRQ_V_BLANK), .
152 IRQ_LCDC(IRQ_LCDC), .PPU_MODE(PPU_MODE),
153 .PPU_ADDR(PPU_ADDR), .PPU_RD(PPU_RD), .PPU_DATA_in(PPU_DATA_in)
154 ), .PX_OUT(LD), .PX_valid(PX_VALID));
155
156
157 /* Memory Management Unit */
158 // Map the CPU Memory Address to correct Peripheral Address
159 always_ff @(posedge clk)
160 begin
161 if (rst)
162 begin
163 brom_en <= `NO_BOOT ? 0 : 1;
164 FF00 <= 8'hCF;
165 FF0F <= 8'hE0;
166 FFFF <= 8'h00;
167 DMA_ADDR <= 0;
168 DMA_STATE <= DMA_IDLE;
169 DMA_CNT <= 0;
170 DMA_SETUP_CNT <= 0;
171 DMA_SETUP_ADDR <= 0;
172 DMA_SETUP <= 0;
173 end
174 else
175 begin
176 brom_en <= brom_en_next;
177 FF00 <= FF00_NEXT;

```

```

176     FF0F  <=  FF0F_NEXT;
177     FFFF  <=  FFFF_NEXT;
178
179     DMA_STATE  <=  DMA_STATE_NEXT;
180     DMA_CNT  <=  DMA_CNT_NEXT;
181     DMA_ADDR  <=  DMA_ADDR_NEXT;
182     DMA_SETUP_CNT  <=  DMA_SETUP_CNT_NEXT;
183     DMA_SETUP_ADDR  <=  DMA_SETUP_ADDR_NEXT;
184     DMA_SETUP  <=  DMA_SETUP_NEXT;
185
186 end
187
188
189 always_comb
190 begin
191     GB_Z80_D_in = 8'hFF;
192     MWR = 0; MOE = 0; MCS = 0;
193     MD_out = 0;
194     MA = 0;
195     A = 0;
196     D_out = 0;
197     WR = 0; RD = 0; CS = 0;
198     HRAM_WR = 0; OAM_WR = 0;
199     DATA_HRAM_out = 8'hFF;
200     DATA_OAM_out = 8'hFF;
201     brom_en_next = brom_en;
202     OAM_ADDR = GB_Z80_ADDR[7:0];
203     MMIO_PPU_WR = 0; MMIO_PPU_RD = 0; MMIO_PPU_DATA_out = 8'hFF;
204     PPU_DATA_in = 8'hFF;
205     MMIO_TIMER_WR = 0; MMIO_TIMER_RD = 0; MMIO_TIMER_DATA_out = 8'hFF;
206     MMIO_SOUND_WR = 0; MMIO_SOUND_RD = 0; MMIO_SOUND_DATA_out = 8'hFF;
207
208     /* Interrupt Register */

```

```

209     FFOO_NEXT = FFOO;
210
211     if (IRQ_V_BLANK) FFOF_NEXT[0] = 1;
212     if (IRQ_LCDC) FFOF_NEXT[1] = 1;
213     if (IRQ_TIMER) FFOF_NEXT[2] = 1;
214
215     FFFF_NEXT = FFFF;
216
217     /* Memory Access Handlers */
218
219     if (GB_Z80_ADDR == 16'hFF50 && GB_Z80_WR) brom_en_next = 0; // Capture
220     Write to FF50 which disables Boot Rom
221
222     /* DMA */
223
224     DMA_STATE_NEXT = DMA_STATE;
225     DMA_CNT_NEXT = DMA_CNT;
226     DMA_ADDR_NEXT = DMA_ADDR;
227     DMA_SETUP_CNT_NEXT = DMA_SETUP_CNT;
228     DMA_SETUP_ADDR_NEXT = DMA_SETUP_ADDR;
229     DMA_SETUP_NEXT = DMA_SETUP;
230
231
232     if (GB_Z80_ADDR == 16'hFF46 && GB_Z80_WR) // Capture DMA write
233     begin
234         DMA_SETUP_NEXT = 1;
235         DMA_SETUP_CNT_NEXT = 1;
236         DMA_SETUP_ADDR_NEXT = GB_Z80_D_out;
237     end
238
239     unique case (DMA_STATE)
240
241         DMA_IDLE: DMA_CNT_NEXT = 0;
242
243         DMA_GO:
244
245             begin
246                 DMA_CNT_NEXT = DMA_CNT + 1;
247                 OAM_WR = 1;
248                 OAM_ADDR = DMA_CNT >> 2;

```

```

241           if (({DMA_ADDR, 8'h00} + (DMA_CNT >> 2)) >= 16'h8000 && ({  

242 DMA_ADDR, 8'h00} + (DMA_CNT >> 2)) <= 16'h9FFF) // Copy from VRAM  

243           begin  

244             MA = {DMA_ADDR, 8'h00} + (DMA_CNT >> 2);  

245             MCS = 1; MOE = 1;  

246             DATA_OAM_out = MD_in;  

247  

248             if (GB_Z80_ADDR <= 16'h7FFF || (GB_Z80_ADDR >= 16'hA000 &&  

249 GB_Z80_ADDR < 16'hFE00)) // Allow CPU to access WRAM/CART Bus at this  

250 time  

251             begin  

252               A = GB_Z80_ADDR;  

253               GB_Z80_D_in = D_in;  

254               D_out = GB_Z80_D_out;  

255               CS = 1; RD = GB_Z80_RD; WR = GB_Z80_WR;  

256             end  

257           end  

258           else // Copy from ROM or Work RAM  

259           begin  

260             A = {DMA_ADDR, 8'h00} + (DMA_CNT >> 2);  

261             CS = 1; RD = 1;  

262             DATA_OAM_out = D_in;  

263  

264             if (PPU_MODE == 2'b11 && PPU_ADDR >= 16'h8000 && PPU_ADDR  

265 <= 16'h9FFF) // Allow GPU to Access VRAM at this time  

266             begin  

267               MA = PPU_ADDR;  

268               PPU_DATA_in = MD_in;  

269               MCS = 1; MOE = PPU_RD; MWR = 0;  

270             end  

271           end  

272           if (DMA_CNT == ((160 << 2) - 1))  

273           begin

```

```

270             DMA_CNT_NEXT = 0;
271
272         end
273     end
274 endcase
275
276 if (DMA_SETUP)
277 begin
278     DMA_SETUP_CNT_NEXT = DMA_SETUP_CNT + 1;
279
280     if (DMA_SETUP_CNT == 3'b100)
281     begin
282         DMA_SETUP_NEXT = 0;
283
284         DMA_ADDR_NEXT = DMA_SETUP_ADDR;
285
286         DMA_CNT_NEXT = 0;
287
288         DMA_STATE_NEXT = DMA_GO;
289
290         DMA_SETUP_CNT_NEXT = 0;
291
292         end
293     end
294
295 /* ADDR MUX */
296
297 if (DMA_STATE == DMA_GO)
298 begin
299     if (GB_Z80_ADDR >= 16'hFF80 && GB_Z80_ADDR < 16'hFFFF) // only
300
301     high ram acess is allowed
302
303     begin
304
305         GB_Z80_D_in = DATA_HRAM_in;
306
307         DATA_HRAM_out = GB_Z80_D_out;
308
309         HRAM_WR = GB_Z80_WR;
310
311     end
312
313 end
314
315 if (DMA_STATE != DMA_GO) // DMA has higher priority than any of other

```

```

memory access

302 begin
303     if (GB_Z80_ADDR >= 16'h0000 && GB_Z80_ADDR <= 16'h00FF)
304         begin
305             A = brom_en ? 0 : GB_Z80_ADDR;
306             GB_Z80_D_in = brom_en ? DATA_BROM : D_in;
307             D_out = brom_en ? 0 : GB_Z80_D_out;
308             CS = brom_en ? 0 : 1;
309             RD = brom_en ? 0 : GB_Z80_RD;
310             WR = brom_en ? 0 : GB_Z80_WR;
311         end
312     else if (GB_Z80_ADDR >= 16'h0100 && GB_Z80_ADDR <= 16'h7FFF)
313         begin
314             A = GB_Z80_ADDR;
315             GB_Z80_D_in = D_in;
316             D_out = GB_Z80_D_out;
317             CS = 1; RD = GB_Z80_RD; WR = GB_Z80_WR;
318         end
319     else if (GB_Z80_ADDR >= 16'h8000 && GB_Z80_ADDR <= 16'h9FFF) // VRAM
320         begin
321             if (PPU_MODE != 2'b11)
322                 begin
323                     MA = GB_Z80_ADDR;
324                     GB_Z80_D_in = MD_in;
325                     MD_out = GB_Z80_D_out;
326                     MCS = 1; MOE = GB_Z80_RD; MWR = GB_Z80_WR;
327                 end
328             else GB_Z80_D_in = 16'hFF;
329         end
330     else if (GB_Z80_ADDR >= 16'hA000 && GB_Z80_ADDR <= 16'hBFFF) // RAM for MBC
331         begin

```

```

332         A = GB_Z80_ADDR;
333         GB_Z80_D_in = D_in;
334         D_out = GB_Z80_D_out;
335         CS = 1; RD = GB_Z80_RD; WR = GB_Z80_WR;
336     end
337
338     else if (GB_Z80_ADDR >= 16'hC000 && GB_Z80_ADDR <= 16'hFDFF) // WRAM with its echo
339     begin
340         A = GB_Z80_ADDR;
341         GB_Z80_D_in = D_in;
342         D_out = GB_Z80_D_out;
343         CS = 1; RD = GB_Z80_RD; WR = GB_Z80_WR;
344     end
345     else if (GB_Z80_ADDR >= 16'hFE00 && GB_Z80_ADDR <= 16'hFEFF) // OAM
346     begin
347         if (!PPU_MODE[1])
348             begin
349                 GB_Z80_D_in = GB_Z80_ADDR < 16'hFEAO ? DATA_OAM_in : 8'hFF
350 ;
351                 DATA_OAM_out = GB_Z80_ADDR < 16'hFEAO ? GB_Z80_D_out : 8'
352 hFF;
353                 OAM_WR = GB_Z80_ADDR < 16'hFEAO ? GB_Z80_WR : 0;
354             end
355             else GB_Z80_D_in = 16'hFF;
356         end
357         else if (GB_Z80_ADDR == 16'hFF00) // JoyPad
358             begin
359                 GB_Z80_D_in = {2'b11, FF00[5:4], P13, P12, P11, P10};
360                 if (GB_Z80_WR) FF00_NEXT = GB_Z80_D_out & 8'h30;
361             end
362         else if (GB_Z80_ADDR == 16'hFF01 || GB_Z80_ADDR == 16'hFF02) // Serial

```

```

361      begin
362          if (GB_Z80_ADDR == 16'hFF01) GB_Z80_D_in = 8'h00;
363          if (GB_Z80_ADDR == 16'hFF02) GB_Z80_D_in = 8'h7E;
364      end
365      else if (GB_Z80_ADDR == 16'hFF03) GB_Z80_D_in = 8'hFF; // Undocumented
366      else if (GB_Z80_ADDR >= 16'hFF04 && GB_Z80_ADDR <= 16'hFF07) // Timer
367      begin
368          MMIO_TIMER_WR = GB_Z80_WR;
369          MMIO_TIMER_RD = GB_Z80_RD;
370          GB_Z80_D_in = MMIO_TIMER_DATA_in;
371          MMIO_TIMER_DATA_out = GB_Z80_D_out;
372      end
373      else if (GB_Z80_ADDR >= 16'hFF08 && GB_Z80_ADDR <= 16'hFF0E)
374          GB_Z80_D_in = 8'hFF; // Undocumented
375      else if (GB_Z80_ADDR == 16'hFF0F) // Interrupt Flag
376      begin
377          if (GB_Z80_RD) GB_Z80_D_in = {3'b111, FF0F[4:0]};
378          if (GB_Z80_WR) FF0F_NEXT = GB_Z80_D_out;
379      end
380      else if (GB_Z80_ADDR >= 16'hFF10 && GB_Z80_ADDR <= 16'hFF3F) // Sound
381      begin
382          MMIO_SOUND_WR = GB_Z80_WR;
383          MMIO_SOUND_RD = GB_Z80_RD;
384          GB_Z80_D_in = MMIO_SOUND_DATA_in;
385          MMIO_SOUND_DATA_out = GB_Z80_D_out;
386      end
387      else if (GB_Z80_ADDR >= 16'hFF40 && GB_Z80_ADDR <= 16'hFF4B) // PPU
388      begin
389          MMIO_PPU_WR = GB_Z80_WR;

```

```

390         GB_Z80_D_in = MMIO_PPU_DATA_in;
391
392     end
393
394     else if (GB_Z80_ADDR >= 16'hFF4C && GB_Z80_ADDR <= 16'hFF7F)
395         GB_Z80_D_in = 8'hFF; // Unusable
396
397     else if (GB_Z80_ADDR >= 16'hFF80 && GB_Z80_ADDR < 16'hFFFF) // High Ram
398
399     begin
400         GB_Z80_D_in = DATA_HRAM_in;
401
402         DATA_HRAM_out = GB_Z80_D_out;
403
404         HRAM_WR = GB_Z80_WR;
405
406     end
407
408     else if (GB_Z80_ADDR == 16'hFFFF)
409
410     begin
411
412         if (GB_Z80_RD) GB_Z80_D_in = FFFF;
413
414         if (GB_Z80_WR) FFFF_NEXT = GB_Z80_D_out;
415
416     end
417
418     else GB_Z80_D_in = 8'hFF ;
419
420
421     if (PPU_MODE == 2'b11 && PPU_ADDR >= 16'h8000 && PPU_ADDR <= 16'h9FFF)
422
423     begin
424
425         MA = PPU_ADDR;
426
427         PPU_DATA_in = MD_in;
428
429         MCS = 1; MOE = PPU_RD; MWR = 0;
430
431     end
432
433
434     if (PPU_MODE[1] && PPU_ADDR >= 16'hFE00 && PPU_ADDR < 16'hFEAO)
435
436     begin
437
438         OAM_WR = 0; OAM_ADDR = PPU_ADDR;
439
440         PPU_DATA_in = DATA_OAM_in;
441
442     end
443
444 end

```

```

420
421     if (GB_Z80_ADDR == 16'hFF46 && GB_Z80_RD) // DMA Register can be read
422         anytime
423     begin
424         GB_Z80_D_in = DMA_SETUP_ADDR;
425     end
426 end
427
428 endmodule

```

Listing C.6: LR35902.sv

```

1 `timescale 1ns / 1ps
2 //
3 // GameBoy Sound Peripheral
4 //
5
6
7 module SOUND2
8 (
9     input logic clk,
10    input logic rst,
11
12    input logic [7:0] ADDR,
13    input logic WR,
14    input logic RD,
15    input logic [7:0] MMIO_DATA_out,
16    output logic [7:0] MMIO_DATA_in,
17

```

```

18     output logic [15:0] SOUND_LEFT,
19     output logic [15:0] SOUND_RIGHT
20 );
21
22 logic [7:0] SOUND_REG [0:22];
23 logic [7:0] SOUND_REG_NEXT [0:22];
24 logic [7:0] WAVE_RAM [0:15];
25 logic [7:0] WAVE_RAM_NEXT [0:15];
26
27 logic PWR_RST;
28 assign PWR_RST = rst || !SOUND_REG_NEXT[22][7];
29
30 logic clk_len_ctrl, clk_vol_env, clk_sweep;
31 FRAME_SEQUENCER FS(.clk(clk), .rst(PWR_RST), .*);
32
33 logic [3:0] TRIGGER;
34 assign TRIGGER[0] = SOUND_REG_NEXT[4][7];
35 assign TRIGGER[1] = SOUND_REG_NEXT[9][7];
36 assign TRIGGER[2] = SOUND_REG_NEXT[14][7];
37 assign TRIGGER[3] = SOUND_REG_NEXT[19][7];
38
39 logic [3:0] LC_LOAD;
40 assign LC_LOAD[0] = WR && ADDR == 8'h11;
41 assign LC_LOAD[1] = WR && ADDR == 8'h16;
42 assign LC_LOAD[2] = WR && ADDR == 8'h1B;
43 assign LC_LOAD[3] = WR && ADDR == 8'h20;
44
45 logic [3:0] ON;
46 logic [3:0] SOUND [0:3];
47
48 /* Channel 1 */
49 logic [10:0] CH1_PERIOD;
50 assign CH1_PERIOD = {SOUND_REG_NEXT[4][2:0], SOUND_REG[3]};

```

```

51 logic [2:0] CH1_SWEEP_PERIOD;
52 assign CH1_SWEEP_PERIOD = SOUND_REG[0][6:4];
53 logic CH1_NEGATE;
54 assign CH1_NEGATE = SOUND_REG[0][3];
55 logic [2:0] CH1_SWEEP_SHIFT;
56 assign CH1_SWEEP_SHIFT = SOUND_REG[0][2:0];
57 logic [10:0] CH1_SQWAVE_PERIOD;
58 logic CH1_SWEEPER_EN;
59 logic [1:0] CH1_DUTY;
60 assign CH1_DUTY = SOUND_REG[1][7:6];
61 logic [5:0] CH1_LENGTH;
62 assign CH1_LENGTH = SOUND_REG[1][5:0];
63 logic [3:0] CH1_VOL_INIT;
64 assign CH1_VOL_INIT = SOUND_REG[2][7:4];
65 logic CH1_VOL_MODE;
66 assign CH1_VOL_MODE = SOUND_REG[2][3];
67 logic [2:0] CH1_VOL_PERIOD;
68 assign CH1_VOL_PERIOD = SOUND_REG[2][2:0];
69 logic CH1_LEN_EN;
70 assign CH1_LEN_EN = SOUND_REG_NEXT[4][6];
71 logic CH1_SWEEPER_OVERFLOW;
72
73 SWEeper CH1_SWEEPER(.clk(clk), .clk_sweep(clk_sweep), .rst(rst), .
    ch1_period(CH1_PERIOD), .sweep_period(CH1_SWEEP_PERIOD), .negate(
    CH1_NEGATE),
    .shift(CH1_SWEEP_SHIFT), .load(TRIGGER[0]), .
    sqwave_period(CH1_SQWAVE_PERIOD), .en(CH1_SWEEPER_EN), .overflow(
    CH1_SWEEPER_OVERFLOW));
74
75
76 SQ_WAVE CH1_SQ_WAVE(.* , .duty(CH1_DUTY), .length(MMIO_DATA_out), .vol_init(
    CH1_VOL_INIT), .vol_mode(CH1_VOL_MODE), .vol_period(CH1_VOL_PERIOD), .
    period(CH1_SQWAVE_PERIOD),
    .trigger(TRIGGER[0]), .LC_LOAD(LC_LOAD[0]), .len_en(

```

```

    CH1_LEN_EN) , .shut_down(PWR_RST) , .ON(ON[0]) , .SOUND(SOUND[0]) , .
    overflow(CH1_SWEEPER_OVERFLOW)) ;

78
79 /* Channel 2 */
80 logic [10:0] CH2_PERIOD ;
81 assign CH2_PERIOD = {SOUND_REG_NEXT[9][2:0] , SOUND_REG[8]} ;
82 logic [1:0] CH2_DUTY ;
83 assign CH2_DUTY = SOUND_REG[6][7:6] ;
84 logic [5:0] CH2_LENGTH ;
85 assign CH2_LENGTH = SOUND_REG[6][5:0] ;
86 logic [3:0] CH2_VOL_INIT ;
87 assign CH2_VOL_INIT = SOUND_REG[7][7:4] ;
88 logic CH2_VOL_MODE ;
89 assign CH2_VOL_MODE = SOUND_REG[7][3] ;
90 logic [2:0] CH2_VOL_PERIOD ;
91 assign CH2_VOL_PERIOD = SOUND_REG[7][2:0] ;
92 logic CH2_LEN_EN ;
93 assign CH2_LEN_EN = SOUND_REG_NEXT[9][6] ;
94 SQ_WAVE CH2_SQ_WAVE(.*, .duty(CH2_DUTY) , .length(MMIO_DATA_out) , .vol_init
    (CH2_VOL_INIT) , .vol_mode(CH2_VOL_MODE) , .vol_period(CH2_VOL_PERIOD) , .
    period(CH2_PERIOD) ,
    .trigger(TRIGGER[1]) , .LC_LOAD(LC_LOAD[1]) , .len_en(
    CH2_LEN_EN) , .shut_down(PWR_RST) , .ON(ON[1]) , .SOUND(SOUND[1]) , .
    overflow(1'b0)) ;
95
96
97
98 /* Channel 3 */
99 logic CH3_POWER ;
100 assign CH3_POWER = SOUND_REG[10][7] ;
101 logic [7:0] CH3_LENGTH ;
102 assign CH3_LENGTH = SOUND_REG[11] ;
103 logic [1:0] CH3_VOL ;
104 assign CH3_VOL = SOUND_REG[12][6:5] ;

```

```

105 logic [10:0] CH3_PERIOD;
106 assign CH3_PERIOD = {SOUND_REG_NEXT[14][2:0], SOUND_REG[13]};
107 logic CH3_LEN_EN;
108 assign CH3_LEN_EN = SOUND_REG_NEXT[14][6];
109
110
111 WAVE CH3_WAVE(.*, .power(CH3_POWER), .length(MMIO_DATA_out), .vol(CH3_VOL)
112     , .period(CH3_PERIOD), .trigger(TRIGGER[2]), .LC_LOAD(LC_LOAD[2]),
113         .len_en(CH3_LEN_EN), .shut_down(PWR_RST), .ON(ON[2]), .SOUND
114     (SOUND[2]));
115
116 /* Channel 4 */
117
118 logic [5:0] CH4_LENGTH;
119 assign CH4_LENGTH = SOUND_REG[16][5:0];
120 logic [3:0] CH4_VOL_INIT;
121 assign CH4_VOL_INIT = SOUND_REG[17][7:4];
122 logic CH4_VOL_MODE;
123 assign CH4_VOL_MODE = SOUND_REG[17][3];
124 logic [2:0] CH4_VOL_PERIOD;
125 assign CH4_VOL_PERIOD = SOUND_REG[17][2:0];
126 logic [3:0] CH4_SHIFT;
127 assign CH4_SHIFT = SOUND_REG[18][7:4];
128 logic CH4_LSFR_MODE;
129 assign CH4_LSFR_MODE = SOUND_REG[18][3];
130 logic [2:0] CH4_DIV;
131 assign CH4_DIV = SOUND_REG[18][2:0];
132 logic CH4_LEN_EN;
133 assign CH4_LEN_EN = SOUND_REG_NEXT[19][6];
134
135 NOISE CH4_NOISE(.*, .length(CH4_LENGTH), .vol_init(CH4_VOL_INIT), .
136     vol_mode(CH4_VOL_MODE), .vol_period(CH4_VOL_PERIOD), .shift(CH4_SHIFT),

```

```

135         .lsfr_mode(CH4_LSFRE_MODE), .div(CH4_DIV), .trigger(TRIGGER
136 [3]), .LC_LOAD(LC_LOAD[3]), .len_en(CH4_LEN_EN), .shut_down(PWR_RST),
137         .ON(ON[3]), .SOUND(SOUND[3]));
138
139 logic [3:0] LEFT_EN, RIGHT_EN;
140 assign LEFT_EN = SOUND_REG[21][7:4];
141 assign RIGHT_EN = SOUND_REG[21][3:0];
142 logic [2:0] LEFT_VOL, RIGHT_VOL;
143 assign LEFT_VOL = SOUND_REG[20][6:4];
144 assign RIGHT_VOL = SOUND_REG[20][2:0];
145
146 always_ff @(posedge clk)
147 begin
148     if (PWR_RST) for (int i = 0; i < 23; i++) SOUND_REG[i] <= 0;
149     else for (int i = 0; i < 23; i++) SOUND_REG[i] <= SOUND_REG_NEXT[i];
150
151     if (rst) for (int i = 0; i < 16; i++) WAVE_RAM[i] <= 0;
152     else for (int i = 0; i < 16; i++) WAVE_RAM[i] <= WAVE_RAM_NEXT[i];
153 end
154
155 always_comb
156 begin
157     for (int i = 0; i < 23; i++) SOUND_REG_NEXT[i] = SOUND_REG[i];
158     for (int i = 0; i < 16; i++) WAVE_RAM_NEXT[i] = WAVE_RAM[i];
159     MMIO_DATA_in = 8'hFF;
160     /* Trigger Auto Reset */
161     SOUND_REG_NEXT[4][7] = 0;
162     SOUND_REG_NEXT[9][7] = 0;
163     SOUND_REG_NEXT[14][7] = 0;
164     SOUND_REG_NEXT[19][7] = 0;
165     if (ADDR <= 8'h26 && ADDR >= 8'h10)
166 begin

```

```

167     if (WR) SOUND_REG_NEXT[ADDR - 8'h10] = MMIO_DATA_out;
168     MMIO_DATA_in = SOUND_REG[ADDR - 8'h10];
169     /* REG MASKS */
170     case (ADDR)
171         8'h10 : MMIO_DATA_in = MMIO_DATA_in | 8'h80;
172         8'h11, 8'h16: MMIO_DATA_in = MMIO_DATA_in | 8'h3F;
173         8'h13, 8'h18, 8'h1B, 8'h1D, 8'h20, 8'h15, 8'h1F: MMIO_DATA_in
174             = 8'hFF;
175         8'h14, 8'h19, 8'h1E, 8'h23: MMIO_DATA_in = MMIO_DATA_in | 8'
176             hBF;
177         8'h1A: MMIO_DATA_in = MMIO_DATA_in | 8'h7F;
178         8'h1C: MMIO_DATA_in = MMIO_DATA_in | 8'h9F;
179         8'h26: MMIO_DATA_in = {MMIO_DATA_in[7], 3'b111, ON};
180     endcase
181 end
182 else if (ADDR >= 8'h30 && ADDR <= 8'h3F)
183 begin
184     if (WR) WAVE_RAM_NEXT[ADDR - 8'h30] = MMIO_DATA_out;
185     MMIO_DATA_in = WAVE_RAM[ADDR - 8'h30];
186 end
187 /* Frequency Sweeper */
188 if (CH1_SWEEPER_EN && clk_sweep)
189 begin
190     SOUND_REG_NEXT[4][2:0] = CH1_SQWAVE_PERIOD[10:8];
191     SOUND_REG_NEXT[3] = CH1_SQWAVE_PERIOD[7:0];
192 end
193
194 SOUND_LEFT = 0; SOUND_RIGHT = 0;
195 for (int i = 0; i < 4; i++)
196 begin
197     if (LEFT_EN[i]) SOUND_LEFT = SOUND_LEFT + SOUND[i];

```

```

198 end
199
200 for (int i = 0; i < 4; i++)
201 begin
202     if (RIGHT_EN[i]) SOUND_RIGHT = SOUND_RIGHT + SOUND[i];
203 end
204
205 SOUND_LEFT = SOUND_LEFT * (LEFT_VOL + 1);
206 SOUND_RIGHT = SOUND_RIGHT * (RIGHT_VOL + 1);
207
208 end
209
210 endmodule
211
212 module SWEEPER
213 (
214     input logic clk,
215     input logic clk_sweep,
216     input logic rst,
217     input logic [10:0] ch1_period,
218     input logic [2:0] sweep_period,
219     input logic negate,
220     input logic [2:0] shift,
221     input logic load,
222     output logic overflow,
223     output logic [10:0] sqwave_period,
224     output logic en
225 );
226
227 logic [2:0] counter;
228 logic [2:0] shift_int;
229 logic [10:0] period;
230 logic [11:0] period_new;

```

```

231
232 assign en = (sweep_period != 0 && shift_int != 0);
233
234 always_comb
235 begin
236     overflow = 0;
237     period_new = {1'b0, period};
238     if (en)
239         begin
240             if (negate) period_new = period - (period >> shift_int);
241             else period_new = period + (period >> shift_int);
242
243             if (period_new > 2047) overflow = 1;
244         end
245
246 end
247
248 always_ff @(posedge clk)
249 begin
250     if (rst) begin counter <= 0; period <= 0; shift_int <= 0; end
251     else if (load) begin period <= ch1_period; counter <= sweep_period;
252         shift_int <= shift; end
253     else
254         begin
255             if (counter != 0 && clk_sweep)
256                 begin
257                     counter <= counter - 1;
258                 end
259             if (counter == 0 && clk_sweep)
260                 begin
261                     counter <= sweep_period;
262                 end
263         end
264     end

```

```

263         if (clk_sweep && en && counter == 0 && !overflow) period <=
264             period_new;
265     end
266
267 assign sqwave_period = (en) ? period_new : ch1_period;
268
269 endmodule
270
271 module FRAME_SEQUENCER
272 (
273     input logic clk,
274     input logic rst,
275     output logic clk_len_ctrl,
276     output logic clk_vol_env,
277     output logic clk_sweep
278 );
279
280 logic [15:0] counter;
281
282 always_ff @(posedge clk)
283 begin
284     if (rst) counter <= 0;
285     else counter <= counter + 1;
286 end
287
288 assign clk_vol_env = counter[15] && counter[14:0] == 15'd0;
289 assign clk_sweep = counter[14] && counter[13:0] == 14'd0;
290 assign clk_len_ctrl = counter[13] && counter [12:0] == 13'd0;
291
292 endmodule
293
294 module SOUND_TIMER

```

```

295 (
296     input logic clk,
297     input logic rst,
298     input logic load,
299     input logic [13:0] period,
300     output logic tick
301 );
302
303 logic [13:0] counter;
304 always_ff @(posedge clk)
305 begin
306     if (rst) counter <= 0;
307     else if (counter == 0 || load) counter <= period;
308     else counter <= counter - 1;
309 end
310
311 assign tick = (counter == 0);
312 endmodule
313
314 module LENGTH_COUNTER #( parameter len_max = 64 )
315 (
316     input logic clk,
317     input logic clk_len_ctr,
318     input logic rst,
319     input logic load,
320     input logic trigger,
321     input logic [7:0] length,
322     output logic en
323 );
324
325 logic [8:0] counter;
326
327 always_ff @(posedge clk)

```

```

328 begin
329     if (rst) counter <= 0;
330     else if (load) counter <= (len_max - length);
331     else if (trigger) counter <= len_max;
332     else if (counter != 0 && clk_len_ctr) counter <= counter - 1;
333 end
334
335 assign en = (counter != 0);
336
337 endmodule
338
339 module VOLUME_ENVELOPE
340 (
341     input logic clk,
342     input logic clk_vol_env,
343     input logic rst,
344     input logic load,
345     input logic mode,
346     input logic [3:0] vol_init,
347     input logic [2:0] period,
348     output logic [3:0] vol
349 );
350
351 logic [3:0] volume;
352 logic [2:0] counter;
353
354 always_ff @(posedge clk)
355 begin
356     if (rst) begin counter <= 0; volume <= vol_init; end
357     else if (load)
358         begin
359             counter <= period;
360             volume <= vol_init;

```

```

361     end
362   else
363   begin
364     if (clk_vol_env && counter != 0) counter <= counter - 1;
365     if (clk_vol_env && counter == 0 && period != 0 && ((mode && volume
366 != 4'hF) || (!mode && volume != 4'h0)))
367       begin
368         counter <= period;
369         volume <= mode ? volume + 1 : volume - 1;
370       end
371   end
372
373 assign vol = period != 0 ? volume : vol_init;
374
375 endmodule
376
377 module DUTY_CYCLE
378 (
379   input logic clk,
380   input logic rst,
381   input logic tick,
382   input logic [1:0] duty,
383   output logic sq_wave
384 );
385
386 logic [7:0] DUTY_TEMPLATE [0:3];
387 logic [2:0] counter;
388 assign DUTY_TEMPLATE[0] = 8'b0000_0001;
389 assign DUTY_TEMPLATE[1] = 8'b1000_0001;
390 assign DUTY_TEMPLATE[2] = 8'b1000_0111;
391 assign DUTY_TEMPLATE[3] = 8'b0111_1110;
392

```

```

393 always_ff @(posedge clk)
394 begin
395     if (rst) counter <= 0;
396     else if (tick) counter <= counter + 1;
397 end
398
399 assign sq_wave = DUTY_TEMPLATE[duty][counter];
400
401 endmodule
402
403 module SQ_WAVE
404 (
405     input logic clk,
406     input logic clk_len_ctr,
407     input logic clk_vol_env,
408     input logic rst,
409     input logic [1:0] duty,
410     input logic [5:0] length,
411     input logic [3:0] vol_init,
412     input logic vol_mode,
413     input logic [2:0] vol_period,
414     input logic [10:0] period,
415     input logic trigger,
416     input logic len_en,
417     input logic shut_down,
418     input logic overflow,
419     input logic LC_LOAD,
420     output logic ON,
421     output logic [3:0] SOUND
422 );
423
424 logic tick;
425 logic sq_wave;

```

```

426 logic en;
427 logic [3:0] vol;
428 SOUND_TIMER TIMER(.clk(clk), .rst(rst), .load(trigger), .period({(12'd2048
429 - period), 2'd0}), .tick(tick));
430 DUTY_CYCLE DUTY (*.);
431 LENGTH_COUNTER LC(.clk(clk), .clk_len_ctr(clk_len_ctr), .rst(rst ||
432 shut_down), .load(LC_LOAD), .trigger(trigger), .length({2'd0, length}),
433 .en(en));
434 VOLUME_ENVELOPE ENV(.clk(clk), .clk_vol_env(clk_vol_env), .rst(rst), .load
435 (trigger), .mode(vol_mode), .vol_init(vol_init), .period(vol_period), .
436 vol(vol));
437
438 assign ON = en && !shut_down && !overflow;
439 assign SOUND = (en || !len_en) && !shut_down && !overflow && sq_wave ? vol
440 : 0;
441
442 endmodule
443
444 module WAVE
445 (
446     input logic clk,
447     input logic clk_len_ctr,
448     input logic rst,
449     input logic power,
450     input logic [7:0] length,
451     input logic [1:0] vol,
452     input logic [10:0] period,
453     input logic trigger,
454     input logic len_en,
455     input logic shut_down,
456     input logic [7:0] WAVE_RAM [0:15],
457     input logic LC_LOAD,
458

```

```

453     output logic ON,
454     output logic [3:0] SOUND
455 );
456
457 logic [4:0] ptr;
458 logic [4:0] ptr_2;
459 assign ptr_2 = ptr + 1;
460 logic [4:0] sample_h, sample_l;
461 assign sample_h = WAVE_RAM[ptr_2 >> 1][7:4];
462 assign sample_l = WAVE_RAM[ptr_2 >> 1][3:0];
463
464 logic [4:0] sample;
465
466 logic tick;
467 logic en;
468
469 always_ff @ (posedge clk)
470 begin
471     if (rst)
472         begin
473             ptr <= 0;
474             sample <= 0;
475         end
476     else if (shut_down) ptr <= 0;
477     else if (tick)
478         begin
479             ptr <= ptr + 1;
480             sample <= ptr[0] ? sample_l : sample_h;
481         end
482     end
483 SOUND_TIMER TIMER(.clk(clk), .rst(rst), .load(trigger), .period({1'b0, 12'
484 d2048 - period, 1'b0}), .tick(tick));
485 LENGTH_COUNTER #(256) LC(.clk(clk), .clk_len_ctr(clk_len_ctr), .rst(rst ||

```

```

    shut_down), .load(LC_LOAD), .trigger(trigger), .length(length), .en(en
));
485
486 assign ON = en && !shut_down && power;
487 assign SOUND = (en || !len_en) && !shut_down && power && (vol != 0) ?
488     sample >> (vol - 1) : 0;
489
490
491 module NOISE
492 (
493     input logic clk,
494     input logic clk_len_ctr,
495     input logic clk_vol_env,
496     input logic rst,
497     input logic [5:0] length,
498     input logic [3:0] vol_init,
499     input logic vol_mode,
500     input logic [2:0] vol_period,
501     input logic [3:0] shift,
502     input logic lsfr_mode,
503     input logic [2:0] div,
504     input logic trigger,
505     input logic len_en,
506     input logic shut_down,
507     input logic LC_LOAD,
508
509     output logic ON,
510     output logic [3:0] SOUND
511 );
512
513 logic [14:0] LSFR;
514
```

```

515 logic tick;
516 logic en;
517 logic [3:0] vol;
518
519 logic [13:0] period;
520 assign period = (div == 0) ? 2 << 2 : (2 << 3) * div;
521
522
523 SOUND_TIMER TIMER(.clk(clk), .rst(rst), .load(trigger), .period(period <<
524     (shift + 1)), .tick(tick));
525 LENGTH_COUNTER LC(.clk(clk), .clk_len_ctr(clk_len_ctr), .rst(rst ||
526     shut_down), .load(LC_LOAD), .trigger(trigger), .length({2'd0, length}),
527     .en(en));
528 VOLUME_ENVELOPE ENV(.clk(clk), .clk_vol_env(clk_vol_env), .rst(rst), .load
529     (trigger), .mode(vol_mode), .vol_init(vol_init), .period(vol_period), .
530     vol(vol));
531
532 always_ff @(posedge clk)
533 begin
534     if (rst || trigger)
535         begin
536             LSFR <= {15{1'b1}};
537         end
538     else if (tick) LSFR <= lsfr_mode ? {LSFR[1]^LSFR[0], LSFR[14:8], LSFR
539         [1]^LSFR[0], LSFR[6:1]}: {LSFR[1]^LSFR[0], LSFR[14:1]};
540 end
541
542 assign ON = en && !shut_down;
543 assign SOUND = (en || !len_en) && !shut_down && !LSFR[0] ? vol : 0;

```

```
540 endmodule
```

Listing C.7: SOUND2.sv

```
1 `timescale 1ns / 1ps
2 //
3 // Timier for the Gameboy
4 // Based On http://gbdev.ggb8.se/wiki/articles/Timer_Obscure_Behaviour
5 //
6
7
8 module TIMER
9 (
10     input logic clk,
11     input logic rst,
12
13     input logic [15:0] ADDR,
14     input logic WR,
15     input logic RD,
16     input logic [7:0] MMIO_DATA_out,
17     output logic [7:0] MMIO_DATA_in,
18
19     output logic IRQ_TIMER
20 );
21
22 logic [7:0] DIV, TIMA, TMA, TAC;
23 logic [15:0] BIG_COUNTER, BIG_COUNTER_NEXT;
24 logic FALL_EDGE_TIMER_CLK;
```

```

25 logic TIMER_CLK_PREV , TIMER_CLK_PREV_NEXT , TIMER_CLK_NOW ;
26 logic TIMER_OVERFLOW , TIMER_OVERFLOW_NEXT ;
27 logic [1:0] TIMER_OVERFLOW_CNT , TIMER_OVERFLOW_CNT_NEXT ;
28
29 logic [7:0] FF04 ;
30 assign FF04 = DIV ;
31 assign DIV = BIG_COUNTER[15:8] ;
32
33 logic [7:0] FF05 , FF05_NEXT ;
34 assign TIMA = FF05 ;
35
36 logic [7:0] FF06 , FF06_NEXT ;
37 assign TMA = FF06 ;
38
39 logic [7:0] FF07 , FF07_NEXT ;
40 logic [7:0] TAC_PREV , TAC_PREV_NEXT , TAC_NEXT ;
41 assign TAC = FF07 ;
42 assign TAC_NEXT = FF07_NEXT ;
43
44 /* Main State Machine */
45 always_ff @ (posedge clk)
46 begin
47 if (rst)
48 begin
49     BIG_COUNTER <= 0 ;
50     FF05 <= 0 ;
51     FF06 <= 0 ;
52     FF07 <= 8'hF8 ;
53     TIMER_CLK_PREV <= 0 ;
54     TIMER_OVERFLOW <= 0 ;
55     TIMER_OVERFLOW_CNT <= 0 ;
56     TAC_PREV <= 0 ;
57 end

```

```

58     else
59
60         begin
61             BIG_COUNTER <= BIG_COUNTER_NEXT;
62
63             FF05 <= FF05_NEXT;
64
65             FF06 <= FF06_NEXT;
66
67             FF07 <= FF07_NEXT;
68
69             TIMER_CLK_PREV <= TIMER_CLK_PREV_NEXT;
70
71             TIMER_OVERFLOW <= TIMER_OVERFLOW_NEXT;
72
73             TIMER_OVERFLOW_CNT <= TIMER_OVERFLOW_CNT_NEXT;
74
75             TAC_PREV <= TAC_PREV_NEXT;
76
77         end
78
79     end
80
81
82     always_comb
83
84     begin
85
86         FF05_NEXT = FF05;
87
88         FF06_NEXT = FF06;
89
90         FF07_NEXT = FF07;
91
92         if (WR && (ADDR == 16'hFF07)) FF07_NEXT = MMIO_DATA_out;
93
94         TIMER_CLK_NOW = 0;
95
96         FALL_EDGE_TIMER_CLK = 0;
97
98         unique case (TAC[1:0])
99
100            2'd0:
101
102                begin
103
104                    TIMER_CLK_PREV_NEXT = BIG_COUNTER[9];
105
106                    TIMER_CLK_NOW = BIG_COUNTER[9];
107
108                end
109
110            2'd3:
111
112                begin
113
114                    TIMER_CLK_PREV_NEXT = BIG_COUNTER[7];
115
116                    TIMER_CLK_NOW = BIG_COUNTER[7];
117
118                end
119
120            2'd2:
121
122        end

```

```

91      begin
92          TIMER_CLK_PREV_NEXT = BIG_COUNTER[5];
93          TIMER_CLK_NOW = BIG_COUNTER[5];
94      end
95      2'd1:
96      begin
97          TIMER_CLK_PREV_NEXT = BIG_COUNTER[3];
98          TIMER_CLK_NOW = BIG_COUNTER[3];
99      end
100  endcase
101
102 TAC_PREV_NEXT = TAC;
103 FALL_EDGE_TIMER_CLK = (TIMER_CLK_PREV && !TIMER_CLK_NOW && TAC[2]) ||
104 (TIMER_CLK_PREV && !TAC_NEXT[2] && TAC[2]);
105 //FALL_EDGE_TIMER_CLK = (TIMER_CLK_PREV && !TIMER_CLK_NOW && TAC[2])
106 // (TIMER_CLK_PREV && !TAC[2] && TAC_PREV[2]);
107 //FALL_EDGE_TIMER_CLK = (!TIMER_CLK_PREV && TIMER_CLK_NOW && TAC[2])
108 // (!TIMER_CLK_PREV && !TAC[2] && TAC_PREV[2]);
109
110     TIMER_OVERFLOW_NEXT = TIMER_OVERFLOW;
111     TIMER_OVERFLOW_CNT_NEXT = TIMER_OVERFLOW_CNT;
112     IRQ_TIMER = 0;
113     if (FALL_EDGE_TIMER_CLK)
114     begin
115         FF05_NEXT = FF05 + 1; // increase TIMA when there is a falling
116         edge of Timer clock
117         if (FF05 == 8'hFF)
118             begin
119                 TIMER_OVERFLOW_NEXT = 1;
120             end
121         end
122         if (TIMER_OVERFLOW) TIMER_OVERFLOW_CNT_NEXT = TIMER_OVERFLOW_CNT + 1;
123         if (TIMER_OVERFLOW_CNT == 2'b11)

```

```

120     TIMER_OVERFLOW_NEXT = 0;
121
122     BIG_COUNTER_NEXT = (WR && (ADDR == 16'hFF04)) ? 1 : BIG_COUNTER + 1;
// Reset big counter if write into FF04
123     if (WR && (ADDR == 16'hFF05)) FF05_NEXT = (TIMER_OVERFLOW_CNT == 2'b11) ? FF05 : MMIO_DATA_out; // Latch behavior
124     if (WR && (ADDR == 16'hFF06))
125 begin
126     FF06_NEXT = MMIO_DATA_out;
127     if (TIMER_OVERFLOW_CNT == 2'b11) // Latch behavior
128 begin
129     FF05_NEXT = MMIO_DATA_out;
130 end
131 end
132
133 case (ADDR)
134     16'hFF04: MMIO_DATA_in = FF04;
135     16'hFF05: MMIO_DATA_in = FALL_EDGE_TIMER_CLK ? FF05_NEXT : FF05;
// Since the original Timer is Latch based, increase happens at the
// same clock cycle
136     16'hFF06: MMIO_DATA_in = FF06;
137     16'hFF07: MMIO_DATA_in = {5'b11111, FF07[2:0]};
138     default : MMIO_DATA_in = 8'hFF;
139 endcase
140
141 if (FALL_EDGE_TIMER_CLK) // When TIMA is about to overflow but
// writting something to it
142 begin
143     if (FF05 == 8'hFF && FF05_NEXT != 8'h00) TIMER_OVERFLOW_NEXT = 0;
144 end
145     if (TIMER_OVERFLOW_CNT == 2'b10) FF05_NEXT = FF06_NEXT; // count 3T
// after overflow
146     if (TIMER_OVERFLOW && TIMER_OVERFLOW_CNT == 2'b00) IRQ_TIMER = 1; //

```

```

    INTQ to CPU is delayed by 2T from overflow (Anywhere from 1T-4T is
    acceptable?)

147 end

148

149 endmodule

```

Listing C.8: TIMER.sv

```

1 `timescale 1ns / 1ns
2 //
3 ///////////////////////////////////////////////////////////////////
4 /*
5     This is the functional block of LH5264 SRAM
6     Size 8192 x 1 bytes (8bits)
7 */
8 //
9 module LH5264
10 (
11     input logic [7:0] D_in,
12     input logic [12:0] A,
13     input logic CE1,
14     input logic CE2,
15     input logic clk,
16     input logic OE,
17     output logic [7:0] D_out
18 );
19
20 logic we;
21 assign we = CE1 && CE2;
22

```

```

23 logic [7:0] q;
24 assign D_out = OE ? q : 8'hFF;
25 Quartus_single_port_ram_8k RAM_8K(.data(D_in), .addr(A), .clk(clk), .we(we
   ), .q(q));
26
27 endmodule

```

Listing C.9: LH5264.sv

```

1 `timescale 1ns / 1ps
2 //
3 // This is the MBC 1 Memory Bank Controller for The GameBoy
4 //
5
6 `define SDRAM_RAM_BASE 26'h2000000
7
8 module MBC1
9 (
10   input logic clk,
11   input logic reset,
12   input logic [7:0] NUM_ROM_BANK, // How many ROM banks in this
13   // cartridge?
14   input logic [7:0] NUM_RAM_BANK, // How many RAM banks in this
15   // cartridge?
16   input logic [15:0] CART_ADDR,
17   output logic [7:0] CART_DATA_in,
18   input logic [7:0] CART_DATA_out,
19   input logic CART_RD,
20   input logic CART_WR,
21   output logic [25:0] MBC1_ADDR,

```

```

20     output logic MBC1_RD ,
21     output logic MBC1_WR ,
22     input logic [7:0] MBC1_DATA_in ,
23     output logic [7:0] MBC1_DATA_out
24 );
25
26 // 4 writable registers
27 logic [6:0] BANK_NUM , BANK_NUM_NEXT;           // {BANK2(2-bit), BANK1(5-bit)}
28 logic [6:0] BANK_NUM_ACTUAL;                   // 0x4000-0x5FFF 0x2000-0x3FFF
29 logic RAM_ROM_MODE , RAM_ROM_MODE_NEXT;       // 0x6000-0x7FFF
30 logic RAM_EN , RAM_EN_NEXT;                   // 0x0000-0x1FFF
31
32 always_ff @ (posedge clk)
33 begin
34   if (reset)
35     begin
36       BANK_NUM <= 0;
37       RAM_ROM_MODE <= 0;
38       RAM_EN <= 0;
39     end
40   else
41     begin
42       BANK_NUM <= BANK_NUM_NEXT;
43       RAM_ROM_MODE <= RAM_ROM_MODE_NEXT;
44       RAM_EN <= RAM_EN_NEXT;
45     end
46 end
47
48 always_comb
49 begin
50   BANK_NUM_NEXT = BANK_NUM;
51   RAM_ROM_MODE_NEXT = RAM_ROM_MODE;
52   RAM_EN_NEXT = RAM_EN;

```

```

53     MBC1_ADDR = 0;
54
55     MBC1_RD = 0;
56
57     MBC1_WR = 0;
58
59     BANK_NUM_ACTUAL = BANK_NUM;
60
61     if (BANK_NUM_ACTUAL == 8'h00 || BANK_NUM_ACTUAL == 8'h20 ||
62         BANK_NUM_ACTUAL == 8'h40 || BANK_NUM_ACTUAL == 8'h60 )
63
64     begin
65         BANK_NUM_ACTUAL = BANK_NUM_ACTUAL + 1;
66
67     end
68
69     BANK_NUM_ACTUAL = BANK_NUM_ACTUAL % NUM_ROM_BANK;
70
71
72     CART_DATA_in = MBC1_DATA_in;
73
74     MBC1_DATA_out = CART_DATA_out;
75
76
77     if (CART_ADDR < 16'h4000 && CART_RD) // ROM Bank 0 (READ ONLY)
78
79     begin
80         MBC1_ADDR = {10'b0, CART_ADDR};
81
82         // RAM Banking
83
84         if (RAM_ROM_MODE)
85
86             begin
87                 MBC1_ADDR = {10'b0, CART_ADDR} + ((BANK_NUM_ACTUAL[6:5]) <<
88
89                     19);
90
91             end
92
93             MBC1_RD = CART_RD;
94
95         end
96
97         else if (CART_ADDR < 16'h8000 && CART_RD) // ROM Bank N (READ ONLY)
98
99         begin
100            MBC1_ADDR = {10'b0, CART_ADDR} + (BANK_NUM_ACTUAL << 14) - 26'
101
102                h4000;
103
104            MBC1_RD = CART_RD;
105
106        end
107
108        else if (CART_ADDR >= 16'hA000 && CART_ADDR < 16'hC000) // RAM Bank N
109
110        (READ/WRITE)

```

```

83     begin
84         if (RAM_EN)
85             begin
86                 MBC1_ADDR = `SDRAM_RAM_BASE + {10'b0, CART_ADDR} - 26'hA000 +
87                     (RAM_ROM_MODE ? (BANK_NUM[6:5] % NUM_RAM_BANK) << 13 : 0);
88                 MBC1_RD = CART_RD;
89                 MBC1_WR = CART_WR;
90             end
91             else CART_DATA_in = 8'hFF;
92         end
93     else if (CART_ADDR < 16'h2000 && CART_WR) // RAM enable (WRITE ONLY)
94         begin
95             if (CART_DATA_out[3:0] == 4'hA) RAM_EN_NEXT = 1;
96             else RAM_EN_NEXT = 0;
97         end
98     else if (CART_ADDR >= 16'h2000 && CART_ADDR < 16'h4000 && CART_WR) // Bank1 (WRITE ONLY)
99         begin
100             BANK_NUM_NEXT = {BANK_NUM[6:5], CART_DATA_out[4:0]};
101         end
102     else if (CART_ADDR >= 16'h4000 && CART_ADDR < 16'h6000 && CART_WR) // Bank2 (WRITE ONLY)
103         begin
104             BANK_NUM_NEXT = {CART_DATA_out[1:0], BANK_NUM[4:0]};
105         end
106     else if (CART_ADDR >= 16'h6000 && CART_ADDR < 16'h8000 && CART_WR) // Mode (WRITE ONLY)
107         begin
108             RAM_ROM_MODE_NEXT = CART_DATA_out[0];
109         end
110     end

```

```
111 endmodule
```

Listing C.10: MBC1.sv

```
1 `timescale 1ns / 1ps
2 //
3 // This is the MBC 1 Memory Bank Controller for The GameBoy
4 //
5
6 `define SDRAM_RAM_BASE 26'h2000000
7
8 module MBC5
9 (
10     input logic clk,
11     input logic reset,
12     input logic [9:0] NUM_ROM_BANK, // How many ROM banks in this
13     // cartridge?
14     input logic [4:0] NUM_RAM_BANK, // How many RAM banks in this
15     // cartridge?
16     input logic [15:0] CART_ADDR,
17     output logic [7:0] CART_DATA_in,
18     input logic [7:0] CART_DATA_out,
19     input logic CART_RD,
20     input logic CART_WR,
21     output logic [25:0] MBC5_ADDR,
22     output logic MBC5_RD,
23     output logic MBC5_WR,
24     input logic [7:0] MBC5_DATA_in,
25     output logic [7:0] MBC5_DATA_out
26 );
```

```

25
26 // 4 writable registers
27 logic [8:0] ROM_BANK_NUM , ROM_BANK_NUM_NEXT; // {ROMB1(1-bit), ROMB0(8-
28                                         bit)}
29 logic [8:0] ROM_BANK_NUM_ACTUAL;           // 0x3000-0x3FFF 0x2000-0
30                                         x2FFF
31
32 logic [3:0] RAM_BANK_NUM , RAM_BANK_NUM_NEXT; // 0x4000-0x5FFF
33 logic RAM_EN , RAM_EN_NEXT;                // 0x0000-0x1FFF
34
35
36 always_ff @(posedge clk)
37 begin
38     if (reset)
39         begin
40             ROM_BANK_NUM <= 1;
41             RAM_BANK_NUM <= 0;
42             RAM_EN <= 0;
43         end
44     else
45         begin
46             ROM_BANK_NUM <= ROM_BANK_NUM_NEXT;
47             RAM_BANK_NUM <= RAM_BANK_NUM_NEXT;
48             RAM_EN <= RAM_EN_NEXT;
49         end
50     end
51
52 always_comb
53 begin
54     ROM_BANK_NUM_NEXT = ROM_BANK_NUM;
55     RAM_EN_NEXT = RAM_EN;
56     RAM_BANK_NUM_NEXT = RAM_BANK_NUM;
57     MBC5_ADDR = 0;
58     MBC5_RD = 0;
59     MBC5_WR = 0;

```

```

56
57 ROM_BANK_NUM_ACTUAL = ROM_BANK_NUM % NUM_ROM_BANK;
58
59
60 CART_DATA_in = MBC5_DATA_in;
61 MBC5_DATA_out = CART_DATA_out;
62
63 if (CART_ADDR < 16'h4000 && CART_RD) // ROM Bank 0 (READ ONLY)
64 begin
65     MBC5_ADDR = {10'b0, CART_ADDR};
66     MBC5_RD = CART_RD;
67 end
68 else if (CART_ADDR < 16'h8000 && CART_RD) // ROM Bank N (READ ONLY)
69 begin
70     MBC5_ADDR = {10'b0, CART_ADDR} + (ROM_BANK_NUM_ACTUAL << 14) - 26'
71 h4000;
72     MBC5_RD = CART_RD;
73 end
74 else if (CART_ADDR >= 16'hA000 && CART_ADDR < 16'hC000) // RAM Bank N
75 (READ/WRITE)
76 begin
77     if (RAM_EN)
78     begin
79         MBC5_ADDR = `SDRAM_RAM_BASE + {10'b0, CART_ADDR} - 26'hA000 +
80 ((RAM_BANK_NUM % NUM_RAM_BANK) << 13);
81         MBC5_RD = CART_RD;
82         MBC5_WR = CART_WR;
83     end
84     else CART_DATA_in = 8'hFF;
85 end
86 else if (CART_ADDR < 16'h2000 && CART_WR) // RAM enable (WRITE ONLY)
87 begin
88     if (CART_DATA_out[3:0] == 4'hA) RAM_EN_NEXT = 1;
89     else RAM_EN_NEXT = 0;

```

```

86    end
87
88    else if (CART_ADDR >= 16'h2000 && CART_ADDR < 16'h3000 && CART_WR) // ROMBO (WRITE ONLY)
89
90    begin
91        ROM_BANK_NUM_NEXT = {ROM_BANK_NUM[8], CART_DATA_out[7:0]};
92    end
93
94    else if (CART_ADDR >= 16'h3000 && CART_ADDR < 16'h4000 && CART_WR) // ROMB1 (WRITE ONLY)
95
96    begin
97        ROM_BANK_NUM_NEXT = {CART_DATA_out[0], ROM_BANK_NUM[7:0]};
98    end
99
100   else if (CART_ADDR >= 16'h4000 && CART_ADDR < 16'h6000 && CART_WR) // RAM Bank (WRITE ONLY)
101
102   begin
103       RAM_BANK_NUM_NEXT = CART_DATA_out[3:0];
104   end
105
106 end
107
108 endmodule

```

Listing C.11: MBC3.sv

```

1 `timescale 1ns / 1ps
2 //
3 // This is the MBC 1 Memory Bank Controller for The GameBoy
4 //
5
6 `define SDRAM_RAM_BASE 26'h2000000
7
8 module MBC5

```

```

9 (
10     input logic clk,
11     input logic reset,
12     input logic [9:0] NUM_ROM_BANK, // How many ROM banks in this
13     // cartridge?
14     input logic [4:0] NUM_RAM_BANK, // How many RAM banks in this
15     // cartridge?
16     input logic [15:0] CART_ADDR,
17     output logic [7:0] CART_DATA_in,
18     input logic [7:0] CART_DATA_out,
19     input logic CART_RD,
20     input logic CART_WR,
21     output logic [25:0] MBC5_ADDR,
22     output logic MBC5_RD,
23     output logic MBC5_WR,
24     input logic [7:0] MBC5_DATA_in,
25     output logic [7:0] MBC5_DATA_out
26 );
27
28 // 4 writable registers
29 logic [8:0] ROM_BANK_NUM, ROM_BANK_NUM_NEXT;      // {ROMB1(1-bit), ROMB0(8-
30                                         bit)}
31
32 logic [8:0] ROM_BANK_NUM_ACTUAL;                  // 0x3000-0x3FFF 0x2000-0
33                                         x2FFF
34 logic [3:0] RAM_BANK_NUM, RAM_BANK_NUM_NEXT;      // 0x4000-0x5FFF
35 logic RAM_EN, RAM_EN_NEXT;                        // 0x0000-0x1FFF
36
37 always_ff @(posedge clk)
38 begin
39     if (reset)
40         begin
41             ROM_BANK_NUM <= 1;
42             RAM_BANK_NUM <= 0;

```

```

38     RAM_EN <= 0;
39
40 end
41
42 begin
43     ROM_BANK_NUM <= ROM_BANK_NUM_NEXT;
44     RAM_BANK_NUM <= RAM_BANK_NUM_NEXT;
45     RAM_EN <= RAM_EN_NEXT;
46 end
47
48 always_comb
49 begin
50     ROM_BANK_NUM_NEXT = ROM_BANK_NUM;
51     RAM_EN_NEXT = RAM_EN;
52     RAM_BANK_NUM_NEXT = RAM_BANK_NUM;
53     MBC5_ADDR = 0;
54     MBC5_RD = 0;
55     MBC5_WR = 0;
56
57     ROM_BANK_NUM_ACTUAL = ROM_BANK_NUM % NUM_ROM_BANK;
58
59     CART_DATA_in = MBC5_DATA_in;
60     MBC5_DATA_out = CART_DATA_out;
61
62 if (CART_ADDR < 16'h4000 && CART_RD) // ROM Bank 0 (READ ONLY)
63 begin
64     MBC5_ADDR = {10'b0, CART_ADDR};
65     MBC5_RD = CART_RD;
66 end
67 else if (CART_ADDR < 16'h8000 && CART_RD) // ROM Bank N (READ ONLY)
68 begin
69     MBC5_ADDR = {10'b0, CART_ADDR} + (ROM_BANK_NUM_ACTUAL << 14) - 26'
70     h4000;

```

```

70         MBC5_RD = CART_RD;
71
72     end
73
74     else if (CART_ADDR >= 16'hA000 && CART_ADDR < 16'hC000) // RAM Bank N
75     (READ/WRITE)
76
77     begin
78
79         if (RAM_EN)
80
81             begin
82
83                 MBC5_ADDR = `SDRAM_RAM_BASE + {10'b0, CART_ADDR} - 26'hA000 +
84                 ((RAM_BANK_NUM % NUM_RAM_BANK) << 13);
85
86                 MBC5_RD = CART_RD;
87
88                 MBC5_WR = CART_WR;
89
90             end
91
92             else CART_DATA_in = 8'hFF;
93
94         end
95
96         else if (CART_ADDR < 16'h2000 && CART_WR) // RAM enable (WRITE ONLY)
97
98         begin
99
100            if (CART_DATA_out[3:0] == 4'hA) RAM_EN_NEXT = 1;
101
102            else RAM_EN_NEXT = 0;
103
104        end
105
106        else if (CART_ADDR >= 16'h2000 && CART_ADDR < 16'h3000 && CART_WR) //
107        ROMBO (WRITE ONLY)
108
109        begin
110
111            ROM_BANK_NUM_NEXT = {ROM_BANK_NUM[8], CART_DATA_out[7:0]};
112
113        end
114
115        else if (CART_ADDR >= 16'h3000 && CART_ADDR < 16'h4000 && CART_WR) //
116        ROMB1 (WRITE ONLY)
117
118        begin
119
120            ROM_BANK_NUM_NEXT = {CART_DATA_out[0], ROM_BANK_NUM[7:0]};
121
122        end
123
124        else if (CART_ADDR >= 16'h4000 && CART_ADDR < 16'h6000 && CART_WR) //
125        RAM Bank (WRITE ONLY)
126
127        begin
128
129            RAM_BANK_NUM_NEXT = CART_DATA_out[3:0];

```

```
98     end
99 end
100
101 endmodule
```

Listing C.12: MBC3.sv

```
1 `timescale 1ns / 1ns
2 //
3 ///////////////////////////////////////////////////////////////////
4 // The GameBoy Top Level
5 //
6 ///////////////////////////////////////////////////////////////////
7 module GameBoy_Top
8 (
9     input logic clk,
10    input logic rst,
11    /* GameBoy Pixel Conduit */
12    output logic PX_VALID,
13    output logic [1:0] LD,
14    /* GameBoy Joypad Conduit */
15    input logic P10,
16    input logic P11,
17    input logic P12,
18    input logic P13,
19    output logic P14,
20    output logic P15,
21    /* GameBoy Cartridge Conduit */
22    output logic [15:0] CART_ADDR,
23    input logic [7:0] CART_DATA_in,
```

```

24     output logic [7:0] CART_DATA_out ,
25     output logic CART_RD ,
26     output logic CART_WR ,
27     /* GameBoy Audio Conduit */
28     output logic [15:0] LOUT ,
29     output logic [15:0] ROUT
30
31 );
32
33 /* Video SRAM */
34 logic [7:0] MD_in; // video sram data
35 logic [7:0] MD_out; // video sram data
36 logic [12:0] MA;
37 logic MWR; // high active
38 logic MCS; // high active
39 logic MOE; // high active
40 /* LCD */
41 logic CPG; // CONTROL
42 logic CP; // CLOCK
43 logic ST; // HOSYNC
44 logic CPL; // DATALCH
45 logic FR; // ALTSIGL
46 logic S; // VERTSYN
47
48 /* Serial Link */
49 logic S_OUT;
50 logic S_IN;
51 logic SCK_in; // serial link clk
52 logic SCK_out; // serial link clk
53 /* Work RAM/Cartridge */
54 logic CLK_GC; // Game Cartridge Clock
55 logic WR; // high active
56 logic RD; // high active

```

```

57 logic CS; // high active
58 logic [15:0] A;
59 logic [7:0] D_in; // data bus
60 logic [7:0] D_out; // data bus
61
62 /* The DMG-CPU */
63 LR35902 DMG_CPU(.clk(clk), .rst(rst), .MD_in(MD_in), .MD_out(MD_out), .MA(
64 MA), .MWR(MWR), .MCS(MCS), .MOE(MOE), .LD(LD), .PX_VALID(PX_VALID),
65 .CPG(CPG), .CP(CP), .ST(ST), .CPL(CPL), .FR(FR), .S(S), .
66 P10(P10), .P11(P11), .P12(P12), .P13(P13), .P14(P14), .P15(P15),
67 .S_OUT(S_OUT), .S_IN(S_IN), .SCK_in(SCK_in), .SCK_out(
68 SCK_out), .CLK_GC(CLK_GC), .WR(WR), .RD(RD), .CS(CS), .A(A), .D_in(D_in),
69 ), .
70 .D_out(D_out), .LOUT(LOUT), .ROUT(ROUT));
71
72 /* VRAM Connection */
73 LH5264 VRAM(.D_out(MD_in), .D_in(MD_out), .CE1(MCS), .CE2(MWR), .A(MA), .
74 OE(MOE), .clk(~clk));
75
76 /* WRAM Connection */
77 logic [7:0] WRAM_Din, WRAM_Dout, WRAM_WR;
78 LH5264 WRAM(.D_out(WRAM_Din), .D_in(WRAM_Dout), .CE1(WRAM_WR), .CE2(A[14])
79 , .A(A), .OE(A[14]), .clk(~clk));
80
81 /* Cartridge */
82
83 assign D_in = (A < 16'h8000 || (A >= 16'hA000 && A < 16'hC000)) ?
84 CART_DATA_in : WRAM_Din;
85
86 assign CART_DATA_out = (A < 16'h8000 || (A >= 16'hA000 && A < 16'hC000)) ?
87 D_out : 0;
88
89 assign CART_RD = RD && (A < 16'h8000 || (A >= 16'hA000 && A < 16'hC000));
90
91 assign CART_WR = WR && (A < 16'h8000 || (A >= 16'hA000 && A < 16'hC000));
92
93 assign CART_ADDR = (A < 16'h8000 || (A >= 16'hA000 && A < 16'hC000)) ? A :
94 0;

```

```

81 assign WRAM_Dout = !(A < 16'h8000 || (A >= 16'hA000 && A < 16'hC000)) ?
82     D_out : 8'hFF;
83
84 assign WRAM_WR = WR && (A >= 16'hC000 && A < 16'hFE00);
85
86
87 endmodule

```

Listing C.13: GameBoy\_Top.sv

```

1 /*
2  * Avalon memory-mapped peripheral that generates VGA
3  *
4  * Original By Stephen A. Edwards
5  * Columbia University
6  * Modified By Nanyu Zeng
7  * Columbia University
8  * 1280 x 1024 @ 60 Hz
9 */
10
11 module GameBoy_VGA
12 (
13     input      logic          clk,
14     input logic GameBoy_clk, // the 2^22 Hz GameBoy clk for framebuffer
15     input      logic          reset,
16     input logic GameBoy_reset, // Reset synced to GameBoy clk
17
18     input logic clk_vga, // 108 MHz
19
20     /* Avalon Slave */
21     input logic [7:0]  writedata,
22     input logic       write,
23     input      logic    chipselect,
24     input logic [20:0] address,
25
26     /* VGA Conduit */

```

```

27     output logic [7:0]      VGA_R , VGA_G , VGA_B ,
28     output logic          VGA_CLK , VGA_HS , VGA_VS ,
29                               VGA_BLANK_n ,
30     output logic          VGA_SYNC_n ,
31
32 /* GameBoy Pixel Conduit */
33 input logic [1:0] LD ,
34 input logic PX_VALID
35
36 );
37
38 // VGA signals
39 logic [15:0] LX;
40 logic [15:0] LY;
41
42 logic [7:0]      bg_r , bg_g , bg_b ;
43
44 logic [1:0]      GB_PIXEL;
45
46 // Instantiations
47 vga_counters counters(.*) ;
48
49 /* The Framebuffer for gameboy */
50 logic [14:0] frame_buffer_cnt;
51 logic frame_buffer_switch;
52
53 always_ff @(posedge GameBoy_clk or posedge GameBoy_reset)
54 begin
55   if (GameBoy_reset)
56     begin
57       frame_buffer_cnt <= 0;
58       frame_buffer_switch <= 0;
59     end

```

```

60     else if (PX_VALID)
61     begin
62       if (frame_buffer_cnt == 23039)
63       begin
64         frame_buffer_cnt <= 0;
65       end
66       else frame_buffer_cnt <= frame_buffer_cnt + 1;
67     end
68   end
69
70 logic [15:0] READ_LX, READ LY;
71
72 assign READ_LX = LX > 160 ? LX - 160 : 0;
73 assign READ_LY = LY > 80 ? LY - 80 : 0;
74
75 logic [7:0] GB_LX, GB_LY;
76 logic [2:0] GB_COL_CNT, GB_ROW_CNT;
77 always_ff @(posedge clk_vga)
78 begin
79   if (LX < 160 || LX >= 1120)
80   begin
81     GB_LX <= 0;
82     GB_COL_CNT <= 0;
83   end
84   else
85   begin
86     GB_COL_CNT <= GB_COL_CNT + 1;
87   end
88
89   if (GB_COL_CNT == 5)
90   begin
91     GB_COL_CNT <= 0;
92     GB_LX <= GB_LX + 1;

```

```

93    end
94
95    if (LY <= 80 || LY >= 944)
96    begin
97        GB_LY <= 0;
98        GB_ROW_CNT <= 0;
99    end
100   else if (LX == 1)
101   begin
102       GB_ROW_CNT <= GB_ROW_CNT + 1;
103   end
104
105   if (GB_ROW_CNT == 6)
106   begin
107       GB_ROW_CNT <= 0;
108       GB_LY <= GB_LY + 1;
109   end
110 end
111
112
113 Quartus_dual_port_dual_clk_ram_23040 LCD_FRAME_BUFFER0(.write_clk(~
114     GameBoy_clk), .read_clk(~clk_vga), .data(LD), .we(PX_VALID), .
115     write_addr(frame_buffer_cnt), .read_addr({7'b0, GB_LX} + {2'b0, GB_LY,
116     5'b0} + {GB_LY, 7'b0}), .q(GB_PIXEL));
117
118 always_ff @(posedge clk)
119 begin
120     if (reset)
121         begin
122             bg_r <= 8'd192;
123             bg_g <= 8'd156;
124             bg_b <= 8'd14;

```

```

123     end
124
125     else if (chipselect && write)
126
127         begin
128             bg_r <= 8'h80;
129
130             end
131
132         end
133
134         //;Palette Name: Kirokaze Gameboy
135         //;Colors: 4
136         //FF332c50
137         //FF46878f
138         //FF94e344
139         //FFe2f3e4
140
141     always_comb
142
143     begin
144         {VGA_R, VGA_G, VGA_B} = {8'h00, 8'h00, 8'h00};
145
146         if (VGA_BLANK_n)
147
148             begin
149                 if (LX >= 160 && LX <= 1120 && LY >= 80 && LY <= 944)
150
151                     begin
152                         unique case (GB_PIXEL)
153                             2'b11:
154
155                             begin
156                                 VGA_R = 51;
157
158                                 VGA_G = 44;
159
160                                 VGA_B = 80;
161
162                             end
163
164                             2'b10:
165
166                             begin
167
168                                 VGA_R = 70;
169
170                                 VGA_G = 135;
171
172                                 VGA_B = 143;
173
174                             end
175
176                         endcase
177                     end
178
179                 end
180
181             end
182
183         end
184
185         end

```

```

156          2'b01:
157          begin
158              VGA_R = 148;
159              VGA_G = 227;
160              VGA_B = 68;
161          end
162          2'b00:
163          begin
164              VGA_R = 226;
165              VGA_G = 243;
166              VGA_B = 228;
167          end
168      endcase
169 // Retro
170 if (GB_ROW_CNT == 0 || GB_COL_CNT == 0)
171 begin
172     VGA_R = 51;
173     VGA_G = 44;
174     VGA_B = 80;
175 end
176 end
177 else {VGA_R, VGA_G, VGA_B} = {bg_r, bg_g, bg_b};
178 end
179 end
180
181 endmodule
182
183 module vga_counters
184 (
185     input logic             clk_vga, reset,
186     output logic [15:0]    LX,
187     output logic [15:0]    LY,
188     output logic           VGA_CLK, VGA_HS, VGA_VS, VGA_BLANK_n,

```

```

VGA_SYNC_n
189 );
190
191 logic [15:0] hcount, vcount, hcount_next, vcount_next;
192 /*
193 * 1280 X 1024 VGA timing for a 108 MHz clock: one pixel every cycle
194 *
195 * HCOUNT 1687 0           1279           1687 0
196 *
197 * ----- | Video | ----- | Video
198 *
199 *
200 * | SYNC | BP |<-- HACTIVE -->| FP | HACTIVESYNC | BP |<-- HACTIVE
201 *
202 * ----- |
203 * | ____ |      VGA_HS      | ____ |
204 */
205 // Parameters for hcount
206 parameter HACTIVE      = 1280,
207             HFRONT_PORCH = 48,
208             HSYNC         = 112,
209             HBACK_PORCH   = 248,
210             HTOTAL        = HACTIVE + HFRONT_PORCH + HSYNC +
211             HBACK_PORCH; // 1688
212
213 // Parameters for vcount
214 parameter VACTIVE      = 1024,
215             VFRONT_PORCH = 1,
216             VSYNC         = 3,
217             VBACK_PORCH   = 38,
218             VTOTAL        = VACTIVE + VFRONT_PORCH + VSYNC +
219             VBACK_PORCH; // 1066
220
221 logic endOfLine;

```

```

219     assign endOfLine = hcount == HTOTAL - 1;
220
221     logic endOfField;
222     assign endOfField = vcount == VTOTAL - 1;
223
224     always_ff @(posedge clk_vga or posedge reset)
225     begin
226         if (reset)
227             begin
228                 hcount <= 0;
229                 vcount <= 0;
230             end
231         else
232             begin
233                 hcount <= hcount_next;
234                 vcount <= vcount_next;
235             end
236     end
237
238     always_comb
239     begin
240         hcount_next = hcount + 1;
241         vcount_next = vcount;
242
243         if (endOfLine)
244             begin
245                 hcount_next = 0;
246                 vcount_next = vcount + 1;
247             end
248
249         if (endOfField) vcount_next = 0;
250     end
251

```

```

252     assign VGA_HS = !(hcount >= HACTIVE + HFRONT_PORCH) && (hcount <
HACTIVE + HFRONT_PORCH + HSYNC));
253     assign VGA_VS = !(vcount >= VACTIVE + VFRONT_PORCH) && (vcount <
VACTIVE + VFRONT_PORCH + VSYNC));
254
255     assign VGA_SYNC_n = 1'b0;      // For putting sync on the green signal;
unused
256
257     assign VGA_BLANK_n = (hcount < HACTIVE) && (vcount < VACTIVE);
258
259     assign VGA_CLK = clk_vga;    // 108 MHz clock: rising edge sensitive
260
261     assign LX = hcount_next;
262     assign LY = vcount_next;
263
264 endmodule

```

Listing C.14: GameBoy\_VGA.sv

```

1 `timescale 1ns / 1ps
2
3 module GameBoy_Audio
4 (
5     input logic clk,
6     input logic rst,
7
8     input logic [15:0] GB_LOUT ,
9     input logic [15:0] GB_ROUT ,
10
11    output logic [15:0] right_data ,
12    output logic right_valid ,
13    input logic right_ready ,
14    output logic [15:0] left_data ,
15    output logic left_valid ,

```

```

16     input logic left_ready
17 );
18
19 logic [15:0] counter;
20 logic [6:0] init_counter;
21
22 always_ff @(posedge clk)
23 begin
24     if (rst)
25     begin
26         counter <= 0;
27         init_counter <= 0;
28     end
29     else
30     begin
31         if (init_counter != 7'b111_1111)
32             init_counter <= init_counter + 1;
33         else
34             begin
35                 counter <= counter + 1;
36             end
37     end
38 end
39
40 always_comb
41 begin
42     right_valid = 0;
43     left_valid = 0;
44     right_data = 0;
45     left_data = 0;
46     if (init_counter != 7'b111_1111)
47     begin
48         right_data = 16'h0000;

```

```

49         left_data = 16'h0000;
50
51         right_valid = 1;
52
53     else
54
55     begin
56
57         if (counter[7:0] == 8'hFF)
58
59             begin
60
61                 right_valid = 1;
62
63                 left_valid = 1;
64
65                 right_data = GB_ROUT << 6;
66
67                 left_data = GB_LOUT << 6;
68
69             end
70
71         end
72
73     end
74
75 endmodule

```

Listing C.15: GameBoy\_Audio.sv

```

1 module GameBoy_Joypad
2 (
3     input    logic    clk,
4     input    logic    reset,
5     /* Avalon Slave */
6     input    logic [7:0]  writedata_slv,
7     input    logic    write_slv,
8     input          chipselect_slv,
9     /* Gameboy JoyPad Conduit */
10    input   logic    P15,
11    input   logic    P14,
12    output  logic    P13,
13    output  logic    P12,
14    output  logic    P11,

```

```

15      output logic P10
16  );
17
18 logic [7:0] joypad;
19
20 always_ff @(posedge clk)
21 begin
22   if (reset)
23   begin
24     joypad <= 8'h00;
25   end
26   else if (chipselect_slv && write_slv)
27   begin
28     joypad <= writedata_slv;
29   end
30 end
31
32 always_comb
33 begin
34   P10 = 1;
35   P11 = 1;
36   P12 = 1;
37   P13 = 1;
38   if (!P14)
39   begin
40     if (joypad[0]) // RIGHT
41       P10 = 0;
42     if (joypad[1]) // LEFT
43       P11 = 0;
44     if (joypad[2]) // UP
45       P12 = 0;
46     if (joypad[3]) // DOWN
47       P13 = 0;

```

```

48     end
49
50     if (!P15)
51
52         begin
53             if (joypad[4]) // A
54                 P10 = 0;
55
56             if (joypad[5]) // B
57                 P11 = 0;
58
59             if (joypad[6]) // SELECT
60                 P12 = 0;
61
62             if (joypad[7]) // START
63                 P13 = 0;
64
65         end
66
67     end
68
69
70 endmodule

```

Listing C.16: GameBoy\_Joypad.sv

```

1 // =====
2 // Copyright (c) 2013 by Terasic Technologies Inc.
3 // =====
4 //
5 // Modified 2019 by Stephen A. Edwards
6 //
7 // Permission:
8 //
9 // Terasic grants permission to use and modify this code for use in
10 // synthesis for all Terasic Development Boards and Altera
11 // Development Kits made by Terasic. Other use of this code,
12 // including the selling ,duplication, or modification of any
13 // portion is strictly prohibited.
14 //
15 // Disclaimer:
16 //

```

```

17 // This VHDL/Verilog or C/C++ source code is intended as a design
18 // reference which illustrates how these types of functions can be
19 // implemented. It is the user's responsibility to verify their
20 // design for consistency and functionality through the use of
21 // formal verification methods. Terasic provides no warranty
22 // regarding the use or functionality of this code.
23 //
24 // =====
25 //
26 // Terasic Technologies Inc
27
28 // 9F., No.176, Sec.2, Gongdao 5th Rd, East Dist, Hsinchu City, 30070.
29 // Taiwan
30 //
31 // web: http://www.terasic.com/
32 // email: support@terasic.com
33 module soc_system_top(
34
35 ////////////// ADC //////////
36 inout ADC_CS_N ,
37 output ADC_DIN ,
38 input ADC_DOUT ,
39 output ADC_SCLK ,
40
41 ////////////// AUD //////////
42 input AUD_ADCDAT ,
43 inout AUD_ADCLRCK ,
44 inout AUD_BCLK ,
45 output AUD_DACDAT ,
46 inout AUD_DACLRCK ,
47 output AUD_XCK ,
48

```

```

49 ////////////// CLOCK2 //////////
50 input CLOCK2_50 ,
51
52 ////////////// CLOCK3 //////////
53 input CLOCK3_50 ,
54
55 ////////////// CLOCK4 //////////
56 input CLOCK4_50 ,
57
58 ////////////// CLOCK //////////
59 input CLOCK_50 ,
60
61 ////////////// DRAM //////////
62 output [12:0] DRAM_ADDR ,
63 output [1:0] DRAM_BA ,
64 output DRAM_CAS_N ,
65 output DRAM_CKE ,
66 output DRAM_CLK ,
67 output DRAM_CS_N ,
68 inout [15:0] DRAM_DQ ,
69 output DRAM_LDQM ,
70 output DRAM_RAS_N ,
71 output DRAM_UDQM ,
72 output DRAM_WE_N ,
73
74 ////////////// FAN //////////
75 output FAN_CTRL ,
76
77 ////////////// FPGA //////////
78 output FPGA_I2C_SCLK ,
79 inout FPGA_I2C_SDAT ,
80
81 ////////////// GPIO //////////

```

```

82  inout  [35:0]  GPIO_0 ,
83  inout  [35:0]  GPIO_1 ,
84
85  //////////////// HEX0 ///////////////
86  output  [6:0]  HEX0 ,
87
88  //////////////// HEX1 ///////////////
89  output  [6:0]  HEX1 ,
90
91  //////////////// HEX2 ///////////////
92  output  [6:0]  HEX2 ,
93
94  //////////////// HEX3 ///////////////
95  output  [6:0]  HEX3 ,
96
97  //////////////// HEX4 ///////////////
98  output  [6:0]  HEX4 ,
99
100 //////////////// HEX5 ///////////////
101 output  [6:0]  HEX5 ,
102
103 //////////////// HPS ///////////////
104 inout          HPS_CONV_USB_N ,
105 output  [14:0]  HPS_DDR3_ADDR ,
106 output  [2:0]   HPS_DDR3_BA ,
107 output          HPS_DDR3_CAS_N ,
108 output          HPS_DDR3_CKE ,
109 output          HPS_DDR3_CK_N ,
110 output          HPS_DDR3_CK_P ,
111 output          HPS_DDR3_CS_N ,
112 output  [3:0]   HPS_DDR3_DM ,
113 inout  [31:0]  HPS_DDR3_DQ ,
114 inout  [3:0]   HPS_DDR3_DQS_N ,

```

```

115  inout  [3:0]      HPS_DDR3_DQS_P ,
116  output          HPS_DDR3_ODT ,
117  output          HPS_DDR3_RAS_N ,
118  output          HPS_DDR3_RESET_N ,
119  input           HPS_DDR3_RZQ ,
120  output          HPS_DDR3_WE_N ,
121  output          HPS_ENET_GTX_CLK ,
122  inout           HPS_ENET_INT_N ,
123  output          HPS_ENET_MDC ,
124  inout           HPS_ENET_MDIO ,
125  input           HPS_ENET_RX_CLK ,
126  input  [3:0]      HPS_ENET_RX_DATA ,
127  input           HPS_ENET_RX_DV ,
128  output  [3:0]     HPS_ENET_TX_DATA ,
129  output          HPS_ENET_TX_EN ,
130  inout           HPS_GSENSOR_INT ,
131  inout           HPS_I2C1_SCLK ,
132  inout           HPS_I2C1_SDAT ,
133  inout           HPS_I2C2_SCLK ,
134  inout           HPS_I2C2_SDAT ,
135  inout           HPS_I2C_CONTROL ,
136  inout           HPS_KEY ,
137  inout           HPS_LED ,
138  inout           HPS_LTC_GPIO ,
139  output          HPS_SD_CLK ,
140  inout           HPS_SD_CMD ,
141  inout  [3:0]      HPS_SD_DATA ,
142  output          HPS_SPIM_CLK ,
143  input           HPS_SPIM_MISO ,
144  output          HPS_SPIM_MOSI ,
145  inout           HPS_SPIM_SS ,
146  input           HPS_UART_RX ,
147  output          HPS_UART_TX ,

```

```

148  input          HPS_USB_CLKOUT ,
149  inout [7:0]    HPS_USB_DATA ,
150  input          HPS_USB_DIR ,
151  input          HPS_USB_NXT ,
152  output         HPS_USB_STP ,
153
154 ////////////// IRDA //////////
155  input          IRDA_RXD ,
156  output         IRDA_TXD ,
157
158 ////////////// KEY //////////
159  input [3:0]    KEY ,
160
161 ////////////// LEDR //////////
162  output [9:0]   LEDR ,
163
164 ////////////// PS2 //////////
165  inout          PS2_CLK ,
166  inout          PS2_CLK2 ,
167  inout          PS2_DAT ,
168  inout          PS2_DAT2 ,
169
170 ////////////// SW //////////
171  input [9:0]    SW ,
172
173 ////////////// TD //////////
174  input          TD_CLK27 ,
175  input [7:0]    TD_DATA ,
176  input          TD_HS ,
177  output         TD_RESET_N ,
178  input          TD_VS ,
179
180

```

```

181 ////////////// VGA //////////
182 output [7:0] VGA_B,
183 output VGA_BLANK_N,
184 output VGA_CLK,
185 output [7:0] VGA_G,
186 output VGA_HS,
187 output [7:0] VGA_R,
188 output VGA_SYNC_N,
189 output VGA_VS
190 );
191
192 soc_system soc_system0(
193     .clk_clk          ( CLOCK_50 ),
194     .reset_reset      ( (~KEY[0] && ~KEY[1]) ),
195
196     .hps_ddr3_mem_a   ( HPS_DDR3_ADDR ),
197     .hps_ddr3_mem_ba  ( HPS_DDR3_BA ),
198     .hps_ddr3_mem_ck   ( HPS_DDR3_CK_P ),
199     .hps_ddr3_mem_ck_n ( HPS_DDR3_CK_N ),
200     .hps_ddr3_mem_cke  ( HPS_DDR3_CKE ),
201     .hps_ddr3_mem_cs_n ( HPS_DDR3_CS_N ),
202     .hps_ddr3_mem_ras_n ( HPS_DDR3_RAS_N ),
203     .hps_ddr3_mem_cas_n ( HPS_DDR3_CAS_N ),
204     .hps_ddr3_mem_we_n ( HPS_DDR3_WE_N ),
205     .hps_ddr3_mem_reset_n ( HPS_DDR3_RESET_N ),
206     .hps_ddr3_mem_dq   ( HPS_DDR3_DQ ),
207     .hps_ddr3_mem_dqs  ( HPS_DDR3_DQS_P ),
208     .hps_ddr3_mem_dqs_n ( HPS_DDR3_DQS_N ),
209     .hps_ddr3_mem_odt  ( HPS_DDR3_ODT ),
210     .hps_ddr3_mem_dm   ( HPS_DDR3_DM ),
211     .hps_ddr3_oct_rzqin ( HPS_DDR3_RZQ ),
212
213     .hps_hps_io_emac1_inst_TX_CLK ( HPS_ENET_GTX_CLK ),

```

```

214     .hps_hps_io_emac1_inst_TXD0      ( HPS_ENET_TX_DATA [0] ),
215     .hps_hps_io_emac1_inst_TXD1      ( HPS_ENET_TX_DATA [1] ),
216     .hps_hps_io_emac1_inst_TXD2      ( HPS_ENET_TX_DATA [2] ),
217     .hps_hps_io_emac1_inst_TXD3      ( HPS_ENET_TX_DATA [3] ),
218     .hps_hps_io_emac1_inst_RXD0      ( HPS_ENET_RX_DATA [0] ),
219     .hps_hps_io_emac1_inst_MDIO      ( HPS_ENET_MDIO ),
220     .hps_hps_io_emac1_inst_MDC       ( HPS_ENET_MDC ),
221     .hps_hps_io_emac1_inst_RX_CTL    ( HPS_ENET_RX_DV ),
222     .hps_hps_io_emac1_inst_TX_CTL    ( HPS_ENET_TX_EN ),
223     .hps_hps_io_emac1_inst_RX_CLK    ( HPS_ENET_RX_CLK ),
224     .hps_hps_io_emac1_inst_RXD1      ( HPS_ENET_RX_DATA [1] ),
225     .hps_hps_io_emac1_inst_RXD2      ( HPS_ENET_RX_DATA [2] ),
226     .hps_hps_io_emac1_inst_RXD3      ( HPS_ENET_RX_DATA [3] ),
227
228     .hps_hps_io_sdio_inst_CMD        ( HPS_SD_CMD ),
229     .hps_hps_io_sdio_inst_D0         ( HPS_SD_DATA [0] ),
230     .hps_hps_io_sdio_inst_D1         ( HPS_SD_DATA [1] ),
231     .hps_hps_io_sdio_inst_CLK        ( HPS_SD_CLK ),
232     .hps_hps_io_sdio_inst_D2         ( HPS_SD_DATA [2] ),
233     .hps_hps_io_sdio_inst_D3         ( HPS_SD_DATA [3] ),
234
235     .hps_hps_io_usb1_inst_D0          ( HPS_USB_DATA [0] ),
236     .hps_hps_io_usb1_inst_D1          ( HPS_USB_DATA [1] ),
237     .hps_hps_io_usb1_inst_D2          ( HPS_USB_DATA [2] ),
238     .hps_hps_io_usb1_inst_D3          ( HPS_USB_DATA [3] ),
239     .hps_hps_io_usb1_inst_D4          ( HPS_USB_DATA [4] ),
240     .hps_hps_io_usb1_inst_D5          ( HPS_USB_DATA [5] ),
241     .hps_hps_io_usb1_inst_D6          ( HPS_USB_DATA [6] ),
242     .hps_hps_io_usb1_inst_D7          ( HPS_USB_DATA [7] ),
243     .hps_hps_io_usb1_inst_CLK         ( HPS_USB_CLKOUT ),
244     .hps_hps_io_usb1_inst_STP         ( HPS_USB_STP ),
245     .hps_hps_io_usb1_inst_DIR         ( HPS_USB_DIR ),
246     .hps_hps_io_usb1_inst_NXT         ( HPS_USB_NXT ),

```

```

247
248     .hps_hps_io_spim1_inst_CLK      ( HPS_SPIM_CLK   ),  

249     .hps_hps_io_spim1_inst_MOSI    ( HPS_SPIM_MOSI  ),  

250     .hps_hps_io_spim1_inst_MISO    ( HPS_SPIM_MISO  ),  

251     .hps_hps_io_spim1_inst_SS0    ( HPS_SPIM_SS    ),  

252
253     .hps_hps_io_uart0_inst_RX     ( HPS_UART_RX    ),  

254     .hps_hps_io_uart0_inst_TX     ( HPS_UART_TX    ),  

255
256     .hps_hps_io_i2c0_inst_SDA    ( HPS_I2C1_SDAT   ),  

257     .hps_hps_io_i2c0_inst_SCL    ( HPS_I2C1_SCLK   ),  

258
259     .hps_hps_io_i2c1_inst_SDA    ( HPS_I2C2_SDAT   ),  

260     .hps_hps_io_i2c1_inst_SCL    ( HPS_I2C2_SCLK   ),  

261
262     .hps_hps_io_gpio_inst_GPIO09  ( HPS_CONV_USB_N ),  

263     .hps_hps_io_gpio_inst_GPIO35  ( HPS_ENET_INT_N ),  

264     .hps_hps_io_gpio_inst_GPIO40  ( HPS_LTC_GPIO   ),  

265
266     .hps_hps_io_gpio_inst_GPIO48  ( HPS_I2C_CONTROL ),  

267     .hps_hps_io_gpio_inst_GPIO53  ( HPS_LED        ),  

268     .hps_hps_io_gpio_inst_GPIO54  ( HPS_KEY        ),  

269     .hps_hps_io_gpio_inst_GPIO61  ( HPS_GSENSOR_INT ),  

270
271 /* VGA Conduit */  

272     .vga_vga_r                      (VGA_R),  

273     .vga_vga_g                      (VGA_G),  

274     .vga_vga_b                      (VGA_B),  

275     .vga_vga_clk                    (VGA_CLK),  

276     .vga_vga_hs                     (VGA_HS),  

277     .vga_vga_vs                     (VGA_VS),  

278     .vga_vga_blank_n                (VGA_BLANK_N),  

279     .vga_vga_sync_n                (VGA_SYNC_N),

```

```

280
281     /* SDRAM Conduit */
282
283     .sdram_addr(DRAM_ADDR),
284
285     .sdram_ba(DRAM_BA),
286
287     .sdram_cas_n(DRAM_CAS_N),
288
289     .sdram_cke(DRAM_CKE),
290
291     .sdram_cs_n(DRAM_CS_N),
292
293     .sdram_dq(DRAM_DQ),
294
295     .sdram_dqm({DRAM_UDQM, DRAM_LDQM}),
296
297     .sdram_ras_n(DRAM_RAS_N),
298
299     .sdram_we_n(DRAM_WE_N),
300
301     .sdram_clk_clk(DRAM_CLK),
302
303
304     .gameboy_reset_reset(~KEY[2] && ~KEY[3]),
305
306
307     /* red led */
308
309     .ledr_ledr(LEDR),
310
311
312     /* HEX display */
313
314     // .hex_display_hex0(HEX0),
315
316     // .hex_display_hex1(HEX1),
317
318     // .hex_display_hex2(HEX2),
319
320     // .hex_display_hex3(HEX3),
321
322     // .hex_display_hex4(HEX4),
323
324     // .hex_display_hex5(HEX5),
325
326
327     /* Button */
328
329     // .button_key(KEY)
330
331
332     /* audio */
333
334     .audio_clk_clk(AUD_XCK),
335
336     .audio_BCLK(AUD_BCLK),
337
338     .audio_DACDAT(AUD_DACDAT),
339
340     .audio_DACLRCK(AUD_DACLRCK),

```

```

313     .av_config_SDAT(FPGA_I2C_SDAT),
314     .av_config_SCLK(FPGA_I2C_SCLK),
315     .reset_audio_reset(~KEY[0] && ~KEY[1])
316
317 );
318
319 // The following quiet the "no driver" warnings for output
320 // pins and should be removed if you use any of these peripherals
321
322 assign ADC_CS_N = SW[1] ? SW[0] : 1'bZ;
323 assign ADC_DIN = SW[0];
324 assign ADC_SCLK = SW[0];
325
326 // assign AUD_ADCLRCK = SW[1] ? SW[0] : 1'bZ;
327 // assign AUD_BCLK = SW[1] ? SW[0] : 1'bZ;
328 // assign AUD_DACDAT = SW[0];
329 // assign AUD_DACLRCK = SW[1] ? SW[0] : 1'bZ;
330 //assign AUD_XCK = SW[0];
331
332 assign FAN_CTRL = SW[0];
333
334 //assign FPGA_I2C_SCLK = SW[0];
335 //assign FPGA_I2C_SDAT = SW[1] ? SW[0] : 1'bZ;
336
337 assign GPIO_0 = SW[1] ? { 36{ SW[0] } } : 36'bZ;
338 assign GPIO_1 = SW[1] ? { 36{ SW[0] } } : 36'bZ;
339
340 //assign HEX0 = { 7{ SW[1] } };
341 //assign HEX1 = { 7{ SW[2] } };
342 //assign HEX2 = { 7{ SW[3] } };
343 //assign HEX3 = { 7{ SW[4] } };
344 //assign HEX4 = { 7{ SW[5] } };
345 //assign HEX5 = { 7{ SW[6] } };

```

```

346
347     assign IRDA_TXD = SW[0];
348
349 //assign LEDR = { 10{SW[7]} };
350
351 assign PS2_CLK = SW[1] ? SW[0] : 1'bZ;
352 assign PS2_CLK2 = SW[1] ? SW[0] : 1'bZ;
353 assign PS2_DAT = SW[1] ? SW[0] : 1'bZ;
354 assign PS2_DAT2 = SW[1] ? SW[0] : 1'bZ;
355
356 assign TD_RESET_N = SW[0];
357
358 // assign {VGA_R, VGA_G, VGA_B} = { 24{ SW[0] } };
359 // assign {VGA_BLANK_N, VGA_CLK,
360 //      VGA_HS, VGA_SYNC_N, VGA_VS} = { 5{ SW[0] } };
361
362
363 endmodule

```

Listing C.17: `soc_system_top.sv`

## C.2 Software

```

1 #include <stdio.h>
2 #include <stdlib.h>
3 #include <string.h>
4 #include <sys/ioctl.h>
5 #include <sys/types.h>
6 #include <sys/stat.h>
7 #include <fcntl.h>
8 #include <stdbool.h>
9 #include <unistd.h>
10 #include <sys/mman.h>

```

```

11 #include <sys/types.h>
12 #include <sys/ipc.h>
13 #include <sys/shm.h>
14 #include <sys/time.h>
15 #include <math.h>
16
17 #include "game_boy.h"
18 #include "usbkeyboard.h"
19 #include "usb_HID_keys.h"
20
21 #define CART_HEADER_ADDR 0x0100
22
23 // Joypad keys (configure here)
24 #define JOYPAD_RIGHT KEY_D
25 #define JOYPAD_LEFT KEY_A
26 #define JOYPAD_UP KEY_W
27 #define JOYPAD_DOWN KEY_S
28 #define JOYPAD_A KEY_J
29 #define JOYPAD_B KEY_K
30 #define JOYPAD_SELECT KEY_O
31 #define JOYPAD_START KEY_I
32
33 // DE1-SoC H2F AXI bus address
34 #define H2F_AXI_BASE 0xC0000000
35 #define H2F_AXI_SPAN 0x04000000
36 #define SDRAM_OFFSET 0x02000000
37
38 // FUNCTION DECLARATIONS
39
40 uint8_t update_joypad_status(uint8_t key);
41 void send_joypad_status(uint8_t reg);
42 char parse_printable_key(int key, bool mod, bool caps);
43 void read_cart();

```

```

44 void read_cart_header(FILE* ptr);
45 void save_RAM_to_SAV_file();
46 void read_SAV_file();
47
48 // TYPEDEFS
49
50 // Cartridge Header Information
51 typedef struct {
52     uint8_t begin[4];           // 0x0100-0x0103: cart begin code
53     uint8_t N_logo[48];         // 0x0104-0x0133: scrolling Nintendo
54     graphic (MUST NOT MODIFY)
55     uint8_t game_title[15];     // 0x0134-0x0142: title of the game in
56     upper case ASCII
57     uint8_t color_gb;          // 0x0143: 0x80 if color GB; else 0x00
58     uint8_t licensee_new[2];    // 0x0144-0x0145: (new) licensee code (
59     normally both 0x00 if address 0x014B != 0x33)
60     uint8_t SGB_flag;          // 0x0146: GB/SGB indicator (0x00 = GB; 0
61     x03 = SGB)
62     uint8_t type;              // 0x0147: cartridge type
63     uint8_t ROM_size;          // 0x0148: ROM size
64     uint8_t RAM_size;          // 0x0149: RAM size
65     uint8_t dest_code;         // 0x014A: destination code (0x00 =
66     Japanese; 0x01 = Non-Japanese)
67     uint8_t licensee_old;       // 0x014B: (old) licensee code (0x33 =
68     check addresses 0x0144-0x0145; 0x79 = Accolade; 0xA4 = Konami)
69     uint8_t mask_ROM;          // 0x014C: mask ROM version number (
70     usually 0x00)
71     uint8_t comp_check;         // 0x014D: complement check (PROGRAM WON'T
72     RUN IF INCORRECT)
73     uint8_t checksum[2];         // 0x014E-0x014F: checksum (GB ignores
74     this value)
75 } cart_header;
76

```

```

68 // GLOBAL VARIABLES
69
70 int GB_fd; // ioctl file descriptor
71
72 int mmap_fd; // /dev/mem file id
73 void *h2f_virtual_base; // H2F AXI bus virtual address
74 volatile uint8_t * sdram_ptr = NULL;
75
76 struct libusb_device_handle* keyboard;
77 uint8_t endpoint_address;
78
79 uint8_t joypad_reg; // bit 7-4: START, SELECT, B, A
80 // bit 3-0: DOWN, UP, LEFT, RIGHT
81
82 // Cartridge information
83 cart_header cart_info;
84 uint8_t *cart_data; // pointer to cart data start address
85 uint8_t *save_data; // pointer to save data start address
86 int ROM_size; // in bytes
87 int RAM_size; // in bytes
88 uint16_t ROM_bank; // number of ROM banks
89 uint8_t MBC_num; // MBC number
90 uint8_t RAM_bank; // number of RAM banks
91 char ROM_FILE[200];
92 char *ROM_name;
93 char SAV_FILE[200];
94
95 // MAIN PROGRAM
96 int main(int argc, char *argv[])
97 {
98
99     if (argc != 2)
100    {

```

```

101     printf("ERROR: no ROM file was specified. \n");
102     exit(1);
103 }
104 strcpy(ROM_FILE, argv[1]);
105 char tmp[200];
106 strcpy(tmp, ROM_FILE);
107 ROM_name = strtok(tmp, ".");
108 strcpy(SAV_FILE, ROM_name);
109 strcat(SAV_FILE, ".sav");
110
111 // check if joypad keys are valid (cannot be ESC or modifiers or SPACE
112 )
113 uint8_t joypad_keys[8] = {
114     JOYPAD_UP, JOYPAD_DOWN, JOYPAD_LEFT, JOYPAD_RIGHT,
115     JOYPAD_A, JOYPAD_B, JOYPAD_START, JOYPAD_SELECT};
116
117 for (uint8_t i = 0; i < 8; i++)
118 {
119     if (joypad_keys[i] == KEY_ESC || joypad_keys[i] == KEY_SPACE ||
120         joypad_keys[i] == KEY_LEFTCTRL || joypad_keys[i] ==
121         KEY_RIGHTCTRL ||
122         joypad_keys[i] == KEY_LEFTSHIFT || joypad_keys[i] ==
123         KEY_RIGHTSHIFT ||
124         joypad_keys[i] == KEY_LEFTALT || joypad_keys[i] ==
125         KEY_RIGHTALT ||
126         joypad_keys[i] == KEY_LEFTMETA || joypad_keys[i] ==
127         KEY_RIGHTMETA)
128     {
129         printf("Not a valid joypad key! Please reconfigure! \n");
130         exit(1);
131     }
132 }

```

```

129     static const char filename[] = "/dev/game_boy";
130
131     if ((GB_fd = open(filename, O_RDWR)) == -1)
132     {
133         fprintf(stderr, "could not open %s\n", filename);
134         return -1;
135     }
136
137
138 // LOAD CARTRIDGE ROM AND SAV RAM TO DE1-SoC SDRAM
139
140 // Declare volatile pointers to I/O registers (volatile
141 // means that IO load and store instructions will be used
142 // to access these pointer locations,
143
144 // === get FPGA addresses =====
145
146 // Open /dev/mem
147 if((mmap_fd = open("/dev/mem", (O_RDWR | O_SYNC))) == -1)
148 {
149     printf("ERROR: could not open \"/dev/mem\"...\n");
150     return(1);
151 }
152
153 // =====
154 // get virtual address for
155 // AXI bus address
156 h2f_virtual_base = mmap(NULL, H2F_AXI_SPAN, (PROT_READ | PROT_WRITE),
157 MAP_SHARED, mmap_fd, H2F_AXI_BASE);
158 if(h2f_virtual_base == MAP_FAILED)
159 {
160     printf("ERROR: mmap3() failed...\n");
161     close(mmap_fd);
162     return(1);
163 }

```

```

161     printf("*****\n");
162     sdram_ptr = (uint8_t *) (h2f_virtual_base);
163     read_cart();
164     printf("*****\n");
165
166     sdram_ptr = (uint8_t *) (h2f_virtual_base + SDRAM_OFFSET);
167     if (RAM_size != 0)
168     {
169         for (int i = 0; i < RAM_size; i++)
170         {
171             *(sdram_ptr + i) = 0;           // clear RAM
172         }
173         read_SAV_file();
174         printf("*****\n");
175     }
176
177     // MBC info
178     sdram_ptr = (uint8_t *) (h2f_virtual_base + SDRAM_OFFSET);
179     *(sdram_ptr - 5) = MBC_num;           // MBC number
180     *(sdram_ptr - 4) = RAM_bank;         // Number of banks
181     *(sdram_ptr - 3) = ROM_bank & 0xFF; // Lower byte
182     *(sdram_ptr - 2) = ROM_bank >> 8;  // MSB
183     *(sdram_ptr - 1) = 1;                // load complete
184
185     // JOYPAD INPUT CONTROL
186
187     struct usb_keyboard_packet packet;
188     int transferred;
189     char keystate[20];
190     bool shift;
191     bool cap_state = 0;
192     bool double_speed = 0;
193

```

```

194     /* Open the keyboard */
195
196     if ((keyboard = openkeyboard(&endpoint_address)) == NULL) {
197
198         fprintf(stderr, "Did not find a keyboard\n");
199
200         exit(1);
201
202     }
203
204
205     /* Look for and handle keypresses */
206
207     for (;;) {
208
209         libusb_interrupt_transfer(keyboard, endpoint_address,
210
211             (uint8_t*)& packet, sizeof(packet),
212
213             &transferred, 0);
214
215         if (transferred == sizeof(packet))
216
217         {
218
219             sprintf(keystate, "%02x %02x %02x %02x %02x %02x %02x",
220
221                 packet.modifiers, packet.keycode[0],
222
223                 packet.keycode[1], packet.keycode[2], packet.keycode[3],
224
225                 packet.keycode[4], packet.keycode[5]);
226
227             //printf("%s\n", keystate);
228
229
230             shift = packet.modifiers == USB_LSHIFT || packet.modifiers ==
231
232             USB_RSHIFT;
233
234
235             // will execute the last pressed key
236
237             if (packet.keycode[0] == KEY_ESC) /* ESC pressed? */
238
239             {
240
241                 if (RAM_size != 0)
242
243                 {
244
245                     *(sdram_ptr - 1) = 0;
246
247                     save_RAM_to_SAV_file();
248
249                     printf(
250
251                         *****\n");
252
253             }

```

```

224         break;
225     }
226     else if (packet.keycode[0] == KEY_SPACE)
227     {
228         double_speed = !double_speed;
229         *(sdram_ptr - 6) = double_speed;
230         if (double_speed)
231             printf("Double speed: ON \n");
232         else
233             printf("Double speed: ON \n");
234     }
235     else if (packet.keycode[0] == KEY_CAPSLOCK || packet.keycode
236 [1] == KEY_CAPSLOCK ||
237         packet.keycode[2] == KEY_CAPSLOCK || packet.keycode[3] ==
238 KEY_CAPSLOCK ||
239         packet.keycode[4] == KEY_CAPSLOCK || packet.keycode[5] ==
240 KEY_CAPSLOCK)
241     {
242         cap_state = !cap_state;
243         if (cap_state)
244             printf("CAPS on \n");
245         else
246             printf("CAPS off \n");
247     }
248     else if (packet.keycode[5])
249     {
250         // convert usb keycodes to ASCII
251         char input_key = parse_printable_key(packet.keycode[5],
252 shift, cap_state);
253         printf("Key5 pressed: %c \n", input_key);
254
255         uint8_t reg = 0;
256         for (uint8_t i = 0; i <= 5; i++)

```

```

253     {
254         reg += update_joypad_status(packet.keycode[i]);
255     }
256
257     if (reg)
258     {
259         joypad_reg = reg;
260         send_joypad_status(joypad_reg);
261     }
262 }
263 else if (packet.keycode[4])
264 {
265     // convert usb keycodes to ASCII
266     char input_key = parse_printable_key(packet.keycode[4],
267 shift, cap_state);
268
269     uint8_t reg = 0;
270     for (uint8_t i = 0; i <= 4; i++)
271     {
272         reg += update_joypad_status(packet.keycode[i]);
273     }
274
275     if (reg)
276     {
277         joypad_reg = reg;
278         send_joypad_status(joypad_reg);
279     }
280 }
281 else if (packet.keycode[3])
282 {
283     // convert usb keycodes to ASCII
284     char input_key = parse_printable_key(packet.keycode[3],

```

```

    shift , cap_state);

285     printf("Key3 pressed: %c \n", input_key);

286

287     uint8_t reg = 0;

288     for (uint8_t i = 0; i <= 3; i++)

289     {

290         reg += update_joypad_status(packet.keycode[i]);

291     }

292

293     if (reg)

294     {

295         joypad_reg = reg;

296         send_joypad_status(joypad_reg);

297     }

298 }

299 else if (packet.keycode[2])

300 {

301     // convert usb keycodes to ASCII

302     char input_key = parse_printable_key(packet.keycode[2] ,

303     shift , cap_state);

304

305     printf("Key2 pressed: %c \n", input_key);

306

307     uint8_t reg = 0;

308     for (uint8_t i = 0; i <= 2; i++)

309     {

310         reg += update_joypad_status(packet.keycode[i]);

311     }

312

313     if (reg)

314     {

315         joypad_reg = reg;

```

```

316     }
317
318     else if (packet.keycode[1])
319     {
320
321         // convert usb keycodes to ASCII
322
323         char input_key = parse_printable_key(packet.keycode[1],
324             shift, cap_state);
325
326         printf("Key1 pressed: %c \n", input_key);
327
328
329         uint8_t reg = 0;
330
331         for (uint8_t i = 0; i <= 1; i++)
332         {
333
334             reg += update_joypad_status(packet.keycode[i]);
335
336         }
337
338         if (reg)
339         {
340
341             joypad_reg = reg;
342
343             send_joypad_status(joypad_reg);
344
345         }
346
347         else if (packet.keycode[0])
348         {
349
350             // convert usb keycodes to ASCII
351
352             char input_key = parse_printable_key(packet.keycode[0],
353                 shift, cap_state);
354
355             printf("Key0 pressed: %c \n", input_key);
356
357
358             uint8_t reg = update_joypad_status(packet.keycode[0]);
359
360             if (reg)
361             {
362
363                 joypad_reg = reg;
364
365                 send_joypad_status(joypad_reg);
366
367             }

```

```

347     }
348
349     else if (packet.keycode[0] == KEY_NONE)
350     {
351         joypad_reg = 0;
352         send_joypad_status(joypad_reg);
353     }
354 }
355
356 return 0;
357 }

358

359 // FUNCTION DEFINITIONS
360
361 uint8_t update_joypad_status(uint8_t key)
362 {
363     uint8_t reg;
364     switch (key)
365     {
366         case JOYPAD_RIGHT:
367             reg = (1 << 0); break;
368         case JOYPAD_LEFT:
369             reg = (1 << 1); break;
370         case JOYPAD_UP:
371             reg = (1 << 2); break;
372         case JOYPAD_DOWN:
373             reg = (1 << 3); break;
374         case JOYPAD_A:
375             reg = (1 << 4); break;
376         case JOYPAD_B:
377             reg = (1 << 5); break;
378         case JOYPAD_SELECT:
379             reg = (1 << 6); break;

```

```

380         case JOYPAD_START:
381             reg = (1 << 7); break;
382         default:
383             reg = 0;
384     }
385     return reg;
386 }
387
388 void send_joypad_status(uint8_t reg)
389 {
390     uint8_t byte = reg;
391     printf("Joypad register is: %.2X \n", byte);
392     if (ioctl(GB_fd, GAME_BOY_SEND_JOYPAD_STATUS, &byte))
393     {
394         perror("ioctl(GAME_BOY_SEND_JOYPAD_STATUS) failed");
395         return;
396     }
397 }
398
399 char parse_printable_key(int key, bool mod, bool caps)
400 {
401     if (key == KEY_BACKSPACE)
402     {
403         return 8;
404     }
405     if (key == KEY_ENTER || key == KEY_KPENTER)
406     {
407         return '\n';
408     }
409     switch (key)
410     {
411         case KEY_A:
412             return (mod ^ caps) ? 'A' : 'a';

```

```

413     case KEY_B:
414         return (mod ^ caps) ? 'B' : 'b';
415     case KEY_C:
416         return (mod ^ caps) ? 'C' : 'c';
417     case KEY_D:
418         return (mod ^ caps) ? 'D' : 'd';
419     case KEY_E:
420         return (mod ^ caps) ? 'E' : 'e';
421     case KEY_F:
422         return (mod ^ caps) ? 'F' : 'f';
423     case KEY_G:
424         return (mod ^ caps) ? 'G' : 'g';
425     case KEY_H:
426         return (mod ^ caps) ? 'H' : 'h';
427     case KEY_I:
428         return (mod ^ caps) ? 'I' : 'i';
429     case KEY_J:
430         return (mod ^ caps) ? 'J' : 'j';
431     case KEY_K:
432         return (mod ^ caps) ? 'K' : 'k';
433     case KEY_L:
434         return (mod ^ caps) ? 'L' : 'l';
435     case KEY_M:
436         return (mod ^ caps) ? 'M' : 'm';
437     case KEY_N:
438         return (mod ^ caps) ? 'N' : 'n';
439     case KEY_O:
440         return (mod ^ caps) ? 'O' : 'o';
441     case KEY_P:
442         return (mod ^ caps) ? 'P' : 'p';
443     case KEY_Q:
444         return (mod ^ caps) ? 'Q' : 'q';
445     case KEY_R:

```

```

446         return (mod ^ caps) ? 'R' : 'r';
447     case KEY_S:
448         return (mod ^ caps) ? 'S' : 's';
449     case KEY_T:
450         return (mod ^ caps) ? 'T' : 't';
451     case KEY_U:
452         return (mod ^ caps) ? 'U' : 'u';
453     case KEY_V:
454         return (mod ^ caps) ? 'V' : 'v';
455     case KEY_W:
456         return (mod ^ caps) ? 'W' : 'w';
457     case KEY_X:
458         return (mod ^ caps) ? 'X' : 'x';
459     case KEY_Y:
460         return (mod ^ caps) ? 'Y' : 'y';
461     case KEY_Z:
462         return (mod ^ caps) ? 'Z' : 'z';
463     case KEY_1:
464         return (mod) ? '!' : '1';
465     case KEY_2:
466         return (mod) ? '@' : '2';
467     case KEY_3:
468         return (mod) ? '#' : '3';
469     case KEY_4:
470         return (mod) ? '$' : '4';
471     case KEY_5:
472         return (mod) ? '%' : '5';
473     case KEY_6:
474         return (mod) ? '^' : '6';
475     case KEY_7:
476         return (mod) ? '&' : '7';
477     case KEY_8:
478         return (mod) ? '*' : '8';

```

```

479     case KEY_9:
500         return (mod) ? '(' : '9';
501
502     case KEY_0:
503         return (mod) ? ')' : '0';
504
505     case KEY_TAB:
506         return 9;
507
508     case KEY_SPACE:
509         return ' ';
510
511     case KEY_MINUS:
512         return (mod) ? '_' : '-';
513
514     case KEY_EQUAL:
515         return (mod) ? '+' : '=';
516
517     case KEY_LEFTBRACE:
518         return (mod) ? '{' : '[';
519
520     case KEY_RIGHTBRACE:
521         return (mod) ? '}' : ']';
522
523     case KEY_BACKSLASH:
524         return (mod) ? '|' : '\\';
525
526     case KEY_SEMICOLON:
527         return (mod) ? ';' : ';';
528
529     case KEY_APOSTROPHE:
530         return (mod) ? '\'' : '\'';
531
532     case KEY_GRAVE:
533         return (mod) ? '`' : '^';
534
535     case KEY_COMMA:
536         return (mod) ? ',' : ',';
537
538     case KEY_DOT:
539         return (mod) ? '.' : '.';
540
541     case KEY_SLASH:
542         return (mod) ? '?' : '/';
543
544     case KEY_KPSLASH:
545         return '/';
546
547     case KEY_KPASTERISK:
548

```

```

512         return '*';
513     case KEY_KPMINUS:
514         return '-';
515     case KEY_KPPLUS:
516         return '+';
517     case KEY_KP1:
518         return '1';
519     case KEY_KP2:
520         return '2';
521     case KEY_KP3:
522         return '3';
523     case KEY_KP4:
524         return '4';
525     case KEY_KP5:
526         return '5';
527     case KEY_KP6:
528         return '6';
529     case KEY_KP7:
530         return '7';
531     case KEY_KP8:
532         return '8';
533     case KEY_KP9:
534         return '9';
535     case KEY_KP0:
536         return '0';
537     case KEY_KPDOT:
538         return '.';
539     default:
540         return ' ';
541     }
542 }
543
544 // read cartridge contents

```

```

545 void read_cart()
546 {
547     FILE* cart_ptr;
548     cart_ptr = fopen(ROM_FILE, "rb");
549
550     if (cart_ptr == NULL)
551     {
552         printf("Unable to open the ROM file \"%s\"!\n", ROM_FILE);
553         exit(1);
554     }
555     else
556     {
557         printf("ROM file \"%s\" opened successfully! \n\n", ROM_FILE);
558
559         printf("Cartridge information: \n");
560         read_cart_header(cart_ptr);
561
562         cart_data = (uint8_t *)malloc(ROM_size);
563
564         fseek(cart_ptr, 0, SEEK_SET);
565         for (int i = 0; i < ROM_size; i++)
566         {
567             fread(cart_data + i, 1, 1, cart_ptr);
568             //printf("Address %.4X: %.2X \n", i, *(cart_data + i));
569             //printf("Address of cart_data[%d] is: %p \n", i, (void *)(
570             cart_data+i));
571         }
572         fclose(cart_ptr);
573
574         printf("Loading %d bytes of ROM into SDRAM...", ROM_size);
575         for (int i = 0; i < ROM_size; i++)
576         {
577             *(sdram_ptr + i) = *(cart_data + i);

```

```

577     //printf("SDRAM %.4X: %.2X \n", i, *(sdram_ptr+i));
578 }
579 printf("complete! \n");
580 }
581 }
582
583 // get cartridge information (e.g. MBC type, ROM size, RAM size, etc.)
584 void read_cart_header(FILE * ptr)
585 {
586     fseek(ptr, CART_HEADER_ADDR, SEEK_SET);
587     fread(&cart_info, 1, 0x14F - CART_HEADER_ADDR + 0x01, ptr);
588
589     printf("- Game title: %s \n", cart_info.game_title);
590
591     if (cart_info.color_gb == 0x80)
592         printf("- Console: Game Boy Color \n");
593     else
594         printf("- Console: Game Boy \n");
595
596     if (cart_info.SGB_flag == 0x03)
597         printf("- Super Game Boy functions supported \n");
598
599     char cart_str[26];
600     switch (cart_info.type)
601     {
602         case 0x00:
603             strcpy(cart_str, "ROM ONLY");
604             MBC_num = 0;
605             break;
606         case 0x01:
607             strcpy(cart_str, "ROM+MBC1");
608             MBC_num = 1;
609             break;

```

```

610     case 0x02:
611         strcpy(cart_str, "ROM+MBC1+RAM");
612         MBC_num = 1;
613         break;
614     case 0x03:
615         strcpy(cart_str, "ROM+MBC1+RAM+BATT");
616         MBC_num = 1;
617         break;
618     case 0x05:
619         strcpy(cart_str, "ROM+MBC2");
620         MBC_num = 2;
621         break;
622     case 0x06:
623         strcpy(cart_str, "ROM+MBC2+BATTERY");
624         MBC_num = 2;
625         break;
626     case 0x08:
627         strcpy(cart_str, "ROM+RAM");
628         MBC_num = 1;
629         break;
630     case 0x09:
631         strcpy(cart_str, "ROM+RAM+BATTERY");
632         MBC_num = 1;
633         break;
634     case 0x0B:
635         strcpy(cart_str, "ROM+MMM01");
636         break;
637     case 0x0C:
638         strcpy(cart_str, "ROM+MMM01+SRAM");
639         break;
640     case 0x0D:
641         strcpy(cart_str, "ROM+MMM01+SRAM+BATT");
642         break;

```

```

643     case 0x0F:
644         strcpy(cart_str, "ROM+MBC3+TIMER+BATT");
645         MBC_num = 3;
646         break;
647     case 0x10:
648         strcpy(cart_str, "ROM+MBC3+TIMER+RAM+BATT");
649         MBC_num = 3;
650         break;
651     case 0x11:
652         strcpy(cart_str, "ROM+MBC3");
653         MBC_num = 3;
654         break;
655     case 0x12:
656         strcpy(cart_str, "ROM+MBC3+RAM");
657         MBC_num = 3;
658         break;
659     case 0x13:
660         strcpy(cart_str, "ROM+MBC3+RAM+BATT");
661         MBC_num = 3;
662         break;
663     case 0x19:
664         strcpy(cart_str, "ROM+MBC5");
665         MBC_num = 5;
666         break;
667     case 0x1A:
668         strcpy(cart_str, "ROM+MBC5+RAM");
669         MBC_num = 5;
670         break;
671     case 0x1B:
672         strcpy(cart_str, "ROM+MBC5+RAM+BATT");
673         MBC_num = 5;
674         break;
675     case 0x1C:

```

```

676         strcpy(cart_str, "ROM+MBC5+RUMBLE");
677         MBC_num = 5;
678         break;
679     case 0x1D:
680         strcpy(cart_str, "ROM+MBC5+RUMBLE+SRAM");
681         MBC_num = 5;
682         break;
683     case 0x1E:
684         strcpy(cart_str, "ROM+MBC5+RUMBLE+SRAM+BATT");
685         MBC_num = 5;
686         break;
687     case 0x1F:
688         strcpy(cart_str, "Pocket Camera");
689         break;
690     case 0xFD:
691         strcpy(cart_str, "Bandai TAMA5");
692         break;
693     case 0xFE:
694         strcpy(cart_str, "Hudson HuC-3");
695         break;
696     case 0xFF:
697         strcpy(cart_str, "Hudson HuC-1");
698         break;
699     default:
700         strcpy(cart_str, "Invalid cartridge type");
701         exit(1);
702     }
703     printf("- Cartridge type: %s \n", cart_str);
704
705     switch (cart_info.ROM_size)
706     {
707         case 0x00:
708             ROM_bank = 2; // 32kB

```

```

709         break;
710
711     case 0x01:
712         ROM_bank = 4; // 64kB
713         break;
714
715     case 0x02:
716         ROM_bank = 8; // 128kB
717         break;
718
719     case 0x03:
720         ROM_bank = 16; // 256kB
721         break;
722
723     case 0x04:
724         ROM_bank = 32; // 512kB
725         break;
726
727     case 0x05:
728         ROM_bank = 64; // 1MB
729         break;
730
731     case 0x06:
732         ROM_bank = 128; // 2MB
733         break;
734
735     case 0x07:
736         ROM_bank = 256; // 4MB
737         break;
738
739     case 0x08:
740         ROM_bank = 512; // 8MB
741         break;
742
743     case 0x52:
744         ROM_bank = 72; // 1.1MB
745         break;
746
747     case 0x53:
748         ROM_bank = 80; // 1.2MB
749         break;
750
751     case 0x54:
752         ROM_bank = 96; // 1.5MB

```

```

742         break;
743
744     default:
745         printf("Invalid ROM size \n");
746         exit(1);
747
748     ROM_size = ROM_bank * 16 * 1024;
749
750     printf("- ROM size: %d bytes (%d banks) \n", ROM_size, ROM_bank);
751
752     switch (cart_info.RAM_size)
753     {
754
755         case 0x00:
756             RAM_bank = 0;
757             RAM_size = 0;
758             break;
759
760         case 0x01:
761             RAM_bank = 1;
762             RAM_size = 2 * 1024;           // 2kB
763             break;
764
765         case 0x02:
766             RAM_bank = 1;
767             RAM_size = 8 * 1024;         // 8kB
768             break;
769
770         case 0x03:
771             RAM_bank = 4;
772             RAM_size = 4 * 8 * 1024;    // 32kB
773             break;
774
775         case 0x04:
776             RAM_bank = 16;
777             RAM_size = 16 * 8 * 1024;   // 128kB
778             break;
779
780     default:
781         printf("Invalid RAM size \n");
782         exit(1);

```

```

775     }
776 
777     printf("- RAM size: %d bytes (%d banks) \n", RAM_size, RAM_bank);
778 }
779 // saves RAM contents (in SDRAM) to a SAV file
780 void save_RAM_to_SAV_file()
781 {
782     FILE* save_ptr;
783     save_ptr = fopen(SAV_FILE, "wb");
784 
785     if (save_ptr == NULL)
786     {
787         printf("Unable to open the SAV file \"%s\"! \n", SAV_FILE);
788         exit(1);
789     }
790     else
791     {
792         printf("SAV file \"%s\" opened successfully! \n\n", SAV_FILE);
793 
794         sdram_ptr = (uint8_t *) (h2f_virtual_base + SDRAM_OFFSET);
795 
796         save_data = (uint8_t *)malloc(RAM_size);
797 
798         printf("Saving game data... \n");
799         for (int i = 0; i < RAM_size; i++)
800         {
801             *(save_data + i) = *(sdram_ptr + i);
802         }
803 
804         printf("Writing to file: %s \n", SAV_FILE);
805         fwrite(save_data, 1, RAM_size, save_ptr);
806         fclose(save_ptr);
807     }

```

```

808 }
809
810 void read_SAV_file()
811 {
812     FILE* save_ptr;
813     save_ptr = fopen(SAV_FILE, "rb");
814
815     if (save_ptr == NULL)
816     {
817         printf("No SAV file was loaded \n");
818     }
819     else
820     {
821         printf("SAV file \"%s\" opened successfully! \n\n", SAV_FILE);
822
823         save_data = (uint8_t *)malloc(RAM_size);
824
825         fseek(save_ptr, 0, SEEK_SET);
826         for (int i = 0; i < RAM_size; i++)
827         {
828             fread(save_data + i, 1, 1, save_ptr);
829             //printf("Address %.4X: %.2X \n", i, *(save_data + i));
830             //printf("Address of save_data[%d] is: %p \n", i, (void *)(
831             save_data+i));
832         }
833         fclose(save_ptr);
834
835         printf("Loading %d bytes of RAM into SDRAM...", RAM_size);
836         for (int i = 0; i < RAM_size; i++)
837         {
838             *(sdram_ptr + i) = *(save_data + i);
839             //printf("SDRAM %.4X: %.2X \n", i, *(sdram_ptr+i));
840         }

```

```
840     printf("complete! \n");
841 }
842 }
```

Listing C.18: main.c

```
1  /* * Device driver for the Game Boy joypad
2  *
3  * A Platform device implemented using the misc subsystem
4  *
5  * Justin Hu
6  * Columbia University
7  *
8  * References:
9  * Linux source: Documentation/driver-model/platform.txt
10 *           drivers/misc/arm-charlcd.c
11 * http://www.linuxforu.com/tag/linux-device-drivers/
12 * http://free-electrons.com/docs/
13 *
14 * "make" to build
15 * insmod game_boy.ko
16 *
17 * Check code style with
18 * checkpatch.pl --file --no-tree game_boy.c
19 */
20
21 #include <linux/module.h>
22 #include <linux/init.h>
23 #include <linux/errno.h>
24 #include <linux/version.h>
25 #include <linux/kernel.h>
26 #include <linux/platform_device.h>
27 #include <linux/miscdevice.h>
28 #include <linux/slab.h>
```

```

29 #include <linux/io.h>
30 #include <linux/of.h>
31 #include <linux/of_address.h>
32 #include <linux/fs.h>
33 #include <linux/uaccess.h>
34 #include "game_boy.h"
35
36 #define DRIVER_NAME "game_boy"
37
38 #define JOYPAD_REG(x)(x)
39
40 // ****
41
42 /*
43 * Information about our device
44 */
45 struct game_boy_dev {
46     struct resource res; /* Resource: our registers */
47     void __iomem* virtbase; /* Where registers can be accessed in memory */
48     uint8_t joypad_status; // current joypad status
49
50 } dev;
51
52 static void write_joypad_register(uint8_t * reg)
53 {
54     iowrite8(*reg, JOYPAD_REG(dev.virtbase));
55     dev.joypad_status = *reg;
56 }
57
58 //

```

```

*****
59
60 /*
61 * Handle ioctl() calls from userspace:
62 * Read or write the segments on single digits.
63 * Note extensive error checking of arguments
64 */
65 static long game_boy_ioctl(struct file* f, unsigned int cmd, unsigned long
66 arg)
67 {
68     uint8_t joypad_reg;
69
70     switch (cmd) {
71     case GAME_BOY_SEND_JOYPAD_STATUS:
72         if (copy_from_user(&joypad_reg, (uint8_t*)arg,
73                           sizeof(uint8_t)))
74             return -EACCES;
75         write_joypad_register(&joypad_reg);
76         break;
77     default:
78         return -EINVAL;
79     }
80
81     return 0;
82 }
83
84 /**
85 *****
86 /* The operations our device knows how to do */

```

```

87 static const struct file_operations game_boy_fops = {
88     .owner = THIS_MODULE,
89     .unlocked_ioctl = game_boy_ioctl,
90 };
91
92 /* Information about our device for the "misc" framework -- like a char
93 dev */
94 static struct miscdevice game_boy_misc_device = {
95     .minor = MISC_DYNAMIC_MINOR,
96     .name = DRIVER_NAME,
97     .fops = &game_boy_fops,
98 };
99 // ****
100
101 /*
102 * Initialization code: get resources (registers) and display
103 * a welcome message
104 */
105 static int __init game_boy_probe(struct platform_device* pdev)
106 {
107     uint8_t joypad_init = 0x00; // initialize joypad
108
109     int ret;
110
111     /* Register ourselves as a misc device: creates /dev/game_boy */
112     ret = misc_register(&game_boy_misc_device);
113
114     /* Get the address of our registers from the device tree */
115     ret = of_address_to_resource(pdev->dev.of_node, 0, &dev.res);
116     if (ret) {

```

```

117         ret = -ENOENT;
118
119         goto out_deregister;
120
121     /* Make sure we can use these registers */
122
123     if (request_mem_region(dev.res.start, resource_size(&dev.res),
124                           DRIVER_NAME) == NULL) {
125
126         ret = -EBUSY;
127
128         goto out_deregister;
129
130     }
131
132     /* Arrange access to our registers */
133
134     dev.virtbase = of_iomap(pdev->dev.of_node, 0);
135
136     if (dev.virtbase == NULL) {
137
138         ret = -ENOMEM;
139
140         goto out_release_mem_region;
141
142     }
143
144     write_joypad_register(&joypad_init);
145
146     return 0;
147
148 out_release_mem_region:
149     release_mem_region(dev.res.start, resource_size(&dev.res));
150
151 out_deregister:
152     misc_deregister(&game_boy_misc_device);
153
154     return ret;
155
156 }
157
158 /* Clean-up code: release resources */
159
160 static int game_boy_remove(struct platform_device* pdev)
161 {
162
163     iounmap(dev.virtbase);

```

```

150     release_mem_region(dev.res.start, resource_size(&dev.res));
151     misc_deregister(&game_boy_misc_device);
152     return 0;
153 }
154
155 /**
*****
```

156

```

157 /* Which "compatible" string(s) to search for in the Device Tree */
158 #ifdef CONFIG_OF
159 static const struct of_device_id game_boy_of_match[] = {
160     { .compatible = "csee4840,joypad-1.0" },
161     {} ,
162 };
163 MODULE_DEVICE_TABLE(of, game_boy_of_match);
164 #endif
165
166 /* Information for registering ourselves as a "platform" driver */
167 static struct platform_driver game_boy_driver = {
168     .driver = {
169         .name = DRIVER_NAME,
170         .owner = THIS_MODULE,
171         .of_match_table = of_match_ptr(game_boy_of_match),
172     },
173     .remove = __exit_p(game_boy_remove),
174 };
175
176 /* Called when the module is loaded: set things up */
177 static int __init game_boy_init(void)
178 {
179     pr_info(DRIVER_NAME ": init\n");
180     return platform_driver_probe(&game_boy_driver, game_boy_probe);
```

```

181 }
182
183 /* Calball when the module is unloaded: release resources */
184 static void __exit game_boy_exit(void)
185 {
186     platform_driver_unregister(&game_boy_driver);
187     pr_info(DRIVER_NAME ": exit\n");
188 }
189
190 //*****
191
192 module_init(game_boy_init);
193 module_exit(game_boy_exit);
194
195 MODULE_LICENSE("GPL");
196 MODULE_AUTHOR("Justin Hu, Columbia University");
197 MODULE_DESCRIPTION("Game Boy joypad driver");

```

Listing C.19: game\_boy.c

```
1 #ifndef _GAME_BOY_H
2 #define _GAME_BOY_H
3
4 #include <linux/ioctl.h>
5
6 #define GAME_BOY_MAGIC 'q'
7
8 /* ioctls and their arguments */
9 #define GAME_BOY_SEND_JOYPAD_STATUS      _IOW(GAME_BOY_MAGIC, 1, uint8_t
   *)
10
11#endif
```

Listing C.20: game\_boy.h