Show your work for each problem; we are more interested in how you get the answer than whether you get the right answer.
1. (20 pts.) In MIPS assembly, implement the standard C function `strspn`:

```c
size_t strspn(const char *s, const char *accept)
```

This returns the length (in bytes) of the initial segment of the string `s` that consists entirely of bytes in `accept`.

Start from the `strspn.s` template on the class website; use the SPIM simulator.

Your function must obey MIPS calling conventions.

Turn in your solution on paper with evidence that it works. Add some test cases.

On the supplied test harness, your code should print

```c
strspn("Hello World!", "Hloe") = 5
strspn("Hello World!", "H Wdelor") = 11
strspn("Hello World!", "!H Wdelor") = 12
strspn("Hello World!", "HHHHHHllllooo") = 1
strspn("Hello World!", "HHHHHHoooeeeelll") = 5
strspn("Hello World!", "HHHHHHooooeeelll Wrld!") = 12
strspn("", "Hello World!") = 0
strspn("Hello World!", "") = 0
strspn("Hello World!", "Hello World!") = 12
strspn("Hello World!", "HelWrld!") = 4
strspn("", "") = 0
```
2. (30 pts.) In MIPS assembly, implement an “eval” function that walks a tree that represents a Boolean expression and computes its meaning. Each tree node begins with a byte that indicates the node is an integer (leaf) or operator plus one or two pointers to their arguments. In C,

```c
struct expr {
    char op; /* 0 for leaf */
    union {
        unsigned int leaf;
        struct {
            struct expr *left;
            struct expr *right;
        } branch;
    } pl;
};

int eval(struct expr *e)
{
    int left, right;
    if (e->op == 0) return e->pl.leaf;
    left = eval(e->pl.branch.left);
    if (e->op == '!') return ~left; /* bitwise NOT */
    right = eval(e->pl.branch.right);
    switch (e->op) {
    case '+': return left | right; /* bitwise OR */
    case '*': return left & right; /* bitwise AND */
    case '^': return left ^ right; /* bitwise XOR */
    }
    return 0;
}
```

Start from the `eval.s` template on the class website.

Your function must obey MIPS calling conventions. Use the stack to implement the recursion.
Implement your function in the SPIM simulator.
Turn in your solution on paper with evidence that it works. Add some test cases.
On the supplied test harness, your code should print

1 = 1
0 = 0
4 = 4
(0+4) = 4
(0+1) = 1
(1+1) = 1
(1+4) = 5
(7*(1+1)) = 1
(2+3) = 3
((1+4)+(0+1)) = 5
!(3) = -4
(0^0) = 0
(0^1) = 1
(1^1) = 0
(((0+4)^(1+4))) = 1
!(((0+4)^(1+4))) = -2
3. (25 pts.) Extend the single-cycle MIPS processor to support the `xori` instruction (i-type, OP=001110).
4. (10 pts.) Assuming the following dynamic instruction frequency for a program running on the single-cycle MIPS processor:

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Frequency</th>
</tr>
</thead>
<tbody>
<tr>
<td>addu</td>
<td>25%</td>
</tr>
<tr>
<td>addi</td>
<td>20%</td>
</tr>
<tr>
<td>beq</td>
<td>10%</td>
</tr>
<tr>
<td>lw</td>
<td>25%</td>
</tr>
<tr>
<td>sw</td>
<td>20%</td>
</tr>
</tbody>
</table>

(a) (5 pts.) In what fraction of all cycles is the data memory accessed (either read or written)?

(b) (5 pts.) In what fraction of cycles is the sign extend circuit used?
5. (15 pts.) For each of the caches listed below, show how a 32-bit addresses breaks into *tag*, *set index*, and *byte offset* fields.

Cache A: 16384B, 4-way set-associative, 16B lines

00000000000000000000000000000000

Cache B: 8192B, direct-mapped, 32B lines

00000000000000000000000000000000