


Memory

Prof. Stephen A. Edwards
sedwards@cs.columbia.edu

Columbia University
Spring 2008

Memory - p.

Early Memories



Williams Tube CRT-based random access memory, 1946. Used on the Manchester Mark I. 2048 bits.

Memory - p.


Early Memories



Mercury acoustic delay line. Used in the EDASC, 1947. 32 x 17 bits

Memory - p.

Early Memories



Magnetic core memory, 1952. IBM.

Memory - p.

Early Memories



Magnetic drum memory. 1950s & 60s. Secondary storage.


Memory - p.

Modern Memory Choices

Family	Programmed	Persistence
Mask ROM	at fabrication	∞
PROM	once	∞
EPROM	1000s, UV	10 years
FLASH	1000s, block	10 years
EEPROM	1000s, byte	10 years
NVRAM	∞	5 years
SRAM	∞	while powered
DRAM	∞	64 ms

Memory - p.

ROMs




Memory - p.

EPROMs



Memory - p.

EEPROM and FLASH



Slow write


Fowler-Nordheim Tunneling

EEPROM: bit at a time

FLASH: block at a time


Source: SST

Static RAM Cell




Memory - p. 1

Standard SRAM: 6264




Memory - p. 1

Standard SRAM: 6264



Memory - p. 1


Standard SRAM: 6264



CY6264-1

Memory - p. 1


Toshiba TC55V16256J 256K x 16



12 or 15 ns access time
Asynchronous interface
UB, LB select bytes


Memory - p. 1

Toshiba TC55V16256J 256K x 16



Memory - p. 1


Dynamic RAM Cell



Basic problem: Leakage
Solution: Refresh


Memory - p. 1

Ancient DRAM: 4164




Memory - p. 1

Basic DRAM read and write cycles




Memory - p. 1

Page mode read cycle



Memory - p. 1


Samsung 8M × 16 SDRAM



Synchronous interface
Designed for burst-mode operation
Four separate banks; pipelined operation

Memory - p. 2

Samsung 8M × 16 SDRAM



Memory - p. 2


SDRAM: Control Signals

RAS	CAS	WE	action
1	1	1	NOP
0	0	0	Load mode register
0	1	1	Active (select row)
1	0	1	Read (select column, start burst)
1	0	0	Write (select column, start burst)
1	1	0	Terminate Burst
0	1	0	Precharge (deselect row)
0	0	1	Auto Refresh

Mode register: selects 1/2/4/8-word bursts, CAS latency, burst on write

Memory - p. 2

SDRAM: Timing with 2-word bursts



Memory - p. 2