Abstract
Implement a complex multiplier as an OPB peripheral. Write a small C program that exercises it (i.e., performs a number of operations and displays the results).

1 Introduction
One of the amazing things about using an FPGA is the ability to add any sort of hardware acceleration to your software programs you can imagine. In this lab, you’ll implement a fairly simple example of this: a peripheral that can (quickly) multiply two complex numbers and return the results.

Complex multiplication is particularly useful in a number of signal processing algorithms, including the Fast Fourier Transformation. Specifically, the operation your peripheral is to perform is

\[(a + bi)(c + di) = (ac - bd) + (ad + bc)i = e + fi\]

where \(a, b, \ldots, f\) are each eight-bit signed integers.

Notice that a single complex multiplication requires four normal multiplications, an addition, and a subtraction. Multipliers are large circuits, so a main challenge in this lab is to re-use the single multiplier we have given you to perform the four operations in different cycles.

The multiplier is a large, slow block, so it probably impossible to get through a multiplexer, the multiplier, an inverter, another mux, and an adder in a single cycle, so I suggest adding an intermediate register that holds the product so the addition can take place in the next cycle.

Below is a suggested block diagram.

It should be possible to do the complete multiplication in four cycles, following this schedule:

<table>
<thead>
<tr>
<th>cycle</th>
<th>multiplier</th>
<th>adder</th>
<th>registers</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>ac</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>2</td>
<td>bd</td>
<td>ac + 0</td>
<td>→ e</td>
</tr>
<tr>
<td>3</td>
<td>ad</td>
<td>e + (−bd)</td>
<td>→ e</td>
</tr>
<tr>
<td>4</td>
<td>bc</td>
<td>ad + 0</td>
<td>→ f</td>
</tr>
<tr>
<td>5</td>
<td>-</td>
<td>f + bc</td>
<td>→ f</td>
</tr>
</tbody>
</table>

2 The Assignment
In lab5.zip, you will find an EDK project that includes an OPB peripheral called \texttt{opb\_complex\_multiplier}. It instantiates an \(8 \times 8 = 16\) multiplier that we created using a Xilinx tool called Coregen and illustrates how to write a simple peripheral that has registers that can be read and written.

The main VHDL file is lab5/pcores/opb\_complex\_multiplier/hdl/vhdl/opb\_complex\_multiplier.vhd. Modify this to change the behavior of the multiplier.

Platform Studio often does not notice when you modify VHDL files for one of the peripherals in the design. To make sure it correctly re-compiles everything, remove the \texttt{implementation} directory in the lab5 directory; this will force Platform Studio to re-compile the hardware, including your peripheral.

At the moment, the multiplier is directly connected to two of the input registers and its output is connected so that it can be read by a C program.

Disconnect the multiplier, build the datapath, add an FSM that is triggered when a write operation occurs on any of the registers, and write a C program that demonstrates that your peripheral actually performs complex multiplication.

To design the FSM, list all the control signals you need (e.g., selection signals for the two muxes driving the multiplier, latch enable signals for the \(e\) and \(f\) registers) and devise a simple state machine that sets these signals as necessary to make the datapath execute this sequence of operations.