# XiNES

# A Nintendo Entertainment System simulator coded in pure

VHDL

William Blinn, Dave Coulthart, Jay Fernandez, Neel Goyal, Jeff Lin

# Table of Contents

Chapter	1 - Introduction	2
Chapter	2 - Project Design	3
Chapter	3 - What Worked, What Didn't Work1	5
Chapter	4 - Who Did What1	7
Chapter	5 - Lessons & Advice1	8
Chapter	6 - Source Code2	3
Referenc	es5	6

# Chapter 1 - Introduction (Project Proposal)

XiNES is a Nintendo Entertainment System simulator coded in pure VHDL and ported to the XSB-300E board, which utilizes a Xilinx Spartan FPGA. The NES itself consists of three main parts: a customized 6502 CPU, a Picture Processing Unit (PPU), and a memory hierarchy that includes the actual game ROM. Our initial goal was to implement all of these to get a single commercial game to run at full speed on the board. Due to time constraints and difficulties in implementing the complex PPU we decided to simplify the PPU. Our PPU now draws a test ROM consisting of a single frame.

The main bulk of the project was spent implementing the system's PPU. We used all resources available to us, including online documentation, open source emulators, and even patented schematics (all which is cited and credited). The 6502 was obtained by using a free, open-source VHDL implementation of the 6502, called Free-6502. Our goal was to connect our PPU and this 6502 implementation in some way such that the test ROM would display the frame.

Our main objective in this project was graphics implementation. We did not have time to implement sound or to connect a controller.

## Chapter 2 - Project Design

## 6502 Processor

The 6502 processor is the main CPU of the NES. The VHDL

component declaration of the 6502 is:

```
component core 6502
 port (clk :in std logic;
    reset :in std logic;
    irq
             :in std logic;
    nmi
            :in std logic;
    addr
            :out std logic vector (15 downto 0);
             :in std logic vector (7 downto 0);
   din
    dout :out std logic vector (7 downto 0);
   dout_oe :out std_logic;
    wr
            :out std logic;
   rd
             :out std logic;
   sync
            :out std logic
  );
end component;
Signal descriptions
clk: The main system clock. All synchronous signals
     are clocked off the rising edge of clk.
reset: An active high reset signal, asynchronous to
     clk.
irq: An active high, level triggered, asynchronous,
     interrupt input.
nmi: A rising edge triggered non-maskable interrupt
     input.
addr: The address bus output.
din: Data bus input
dout: Data bus output
dout oe: Data bus output enable, used to control
     external tri-state buffers. Active high.
wr: An active high write signal
rd: An active high read signal.
sync: High during the first byte of an instruction
     fetch.
```

The 6502 processor contains 64K of memory. There are four banks of 2K for RAM, 12K for registers, 4K for expansion modules, 8K for WRAM (which is used for games that allow saving), and two banks of 16K for Program ROM.

Registers \$2006 and \$2007 are used for reading from and writing data to the VRAM. The address in VRAM to be read from or written to is specified in \$2006 and the data to be read or written is specified in \$2007. When reading from register \$2007, the first read is invalid and needs to be discarded.

#### Multi-Memory Controllers

Multi-Memory Controllers (MMCs) are used in cartridges for addressing extra memory. The 6502 processor's memory limit is 64K, of which 32K is used for the Program ROM. The PPU's VRAM memory limit is 16K. If either the 6502 or the PPU's memory limit is exceeded, an MMC is needed to address the extra memory.

Of note, even though the 6502 supports 64K memory, there is only 32K available for Program ROM, so ROMs larger than 32K will require the use of an MMC.

The Program ROM memory region on the CPU is divided into two banks of 16K each. If a ROM is smaller than 16K, it will load into the upper bank of memory. Larger ROMs will load into the lower 16K bank as well.

#### The ROM

We initially decided that the ROM image that we wanted to use was the game Mario Brothers. It was chosen for its simplicity. The ROM is less

than 16K in size, which means that it does not require the use of an MMC. The game also has no scrolling involved so there will be a less complex PPU. We then had our problem with sprites and frames so we decided to use a test ROM that is one frame and displays "R G B" in big letters in its respective colors.

# Memory Hierarchy

There are two main memory components of the NES – the 64 KB main memory interfacing with the 6502 CPU and the 16 KB Video RAM (VRAM) used by the Picture Processing Unit (PPU). Because of these high memory requirements, the two memories will be stored in SRAM. The 256-byte Sprite RAM, which is not a part of either the CPU or PPU address space, is the remaining piece of the memory hierarchy of the NES.

#### **CPU Memory**

Starting	Size	Use		
Address	(bytes)			
0x0000	2K	RAM		
0x0800	2K	RAM (mirrored from 0x0000)		
0x1000	2K	RAM (mirrored from 0x0000)		
0x1800	2K	RAM (mirrored from 0x0000)		
0x2000	12K	Registers		
0x5000	4K	Expansion Modules		
0x6000	8K	Writeable RAM (WRAM)		
0x8000	16K	Program ROM (PRG-ROM) (Lower)		
0xC000	16K	PRG-ROM (Upper)		

The NES's CPU memory is divided for different uses as follows:

While we will provide the entire CPU memory address space (to avoid the need for complicated address translation), memory associated

with certain advanced functionality will remain unused. In particular, the WRAM used by games for saving state and the expansion module memory will be unused. The PRG-ROM is used to hold the actual game code. Because our simplified design does not include a Multi-Memory Controller only the Upper PRG-ROM will be used to hold games up to 16 KB in size.

The registers are used primarily for communicating with the PPU, outputting sound, and managing the joystick. The PPU-associated registers are explained further in the PPU section of the document, while the sound registers and the joystick registers will be ignored because we did not implement them.

Both the CPU and the PPU have to access VRAM and there could be a collision if they are both trying to access it. Therefore we implemented a MUX that decides whether to let the CPU or the PPU into VRAM. Basically, the VRAM gets to access VRAM whenever it wants because drawing to the screen is the priority. If both are trying to access VRAM then the PPU is allowed to first.

#### **PPU Memory**

The division of the PPU VRAM is as follows:

Starting	Size	Use
Address	(bytes)	
0x0000	4K	Pattern Table #0
0x1000	4K	Pattern Table #1
0x2000	960	Name Table #0
0x23C0	64	Attribute Table #0
0x2400	960	Name Table #1

0x27C0	64	Attribute Table #1
0x2800	960	Name Table #2 (based on
		mirroring)
0x2BC0	64	Attribute Table #2 (based on
		mirroring)
0x2C00	960	Name Table #3 (based on
		mirroring)
0x2FC0	64	Attribute Table #3 (based on
		mirroring)
0x3000	3840	EMPTY
0x3F00	16	Image Palette
0x3F10	16	Sprite Palette
0x3F20	224	EMPTY

The name tables are used to store indices for obtaining the actual color information stored in the matching pattern table. The address for the color information is calculated as: (IndexValue \* 16) + PatternTableBaseAddress. Only two bits of the color information for a pixel (out of the four used for each pixel) are found in the pattern table. The upper two bits of color for each pixel are obtained from the attribute table. Each byte in the attribute table holds the upper two bits for sixteen 8x8 tiles (the same upper two bits are used for each set of four tiles).

#### Sprite RAM

The NES supports up to 64 concurrent sprites. The Sprite RAM is used to hold the attributes of these sprites. Each entry consists of: x and y coordinates (of upper left corner), sprite tile index number (for obtaining the actual sprite pattern from the pattern table in PPU memory), horizontal/vertical flip, priority (above/behind background), and the upper two bits of color (color selection is explained in the PPU section).

Sprite RAM was implemented as part of the ColorGen RAM module but is

left unused by our system.

# **Picture Processing Unit**

The Picture Processing Unit (PPU) is the graphical hardware behind the NES. The PPU can be thought of as a block with input and output pins.

Component declaration of the PPU is:

```
ENTITY nes ppu still IS
    PORT (
       b : OUT std logic vector(7 DOWNTO 0);
       q : OUT std logic vector(7 DOWNTO 0);
       r : OUT std logic vector(7 DOWNTO 0);
       v addr : OUT std logic vector(13 DOWNTO 0);
       v data : OUT std logic vector(7 DOWNTO 0);
       v read : OUT std logic;
       v write : OUT std logic;
       ppu go : OUT std logic;
       addr : IN std logic vector(15 DOWNTO 0);
       clock : IN std logic;
       cpu data : IN std logic vector( 7 DOWNTO 0);
       cpu r : IN std logic;
       cpu w : IN std logic;
       rst : IN std logic;
       v in : IN std logic vector(7 DOWNTO 0);
    );
END nes ppu still;
```

The PPU is the only component that has access to VRAM and Sprite RAM, meaning the CPU must access the PPU in order to either write or read from these memory spaces. Fortunately, this can be done by writing to various 8-bit registers, acting as I/O ports, that the CPU can see. Here is a list of them and the hexadecimal address the CPU sees them as:

PPU Control Register which determines where in \$2000: VRAM and Sprite RAM data is being written to or read from and the size of the sprites. \$2001: PPU Control Register which determines various properties regarding the image being displayed, such as the background color and clipping information. PPU Status register which changes to indicate \$2002: whether the screen needs to be refreshed, a sprite needs to be displayed, or too many sprites are on a line at a time. \$2003: This register holds the address of Sprite RAM to read or write to. \$2004: Holds the data being written to or read from Sprite RAM specified by the address in \$2003. \$2005: Register which handles information regarding screen scrolling. Since we are trying to simulate a very simple game, we will probably not use this. \$2006: This is a double write register that determines the location in VRAM to be written to or read from. Since VRAM is addressed via 14-bits, the first write writes the upper byte of the address, and the lower byte is written second. \$2007: Similar to \$2004, this holds the data being written to or read from VRAM.

In addition to being the mediator between the CPU and VRAM and Sprite RAM, the PPU generates the graphics outputted to the display. The NES displays graphics as tiles, each 8 pixels by 8 pixels in dimension. Sprites are either 8x8 or 8x16 pixels. Each pixel in a tile is generated by 4-bits taken from VRAM (or Sprite RAM if the tile pertains to a sprite) which are then converted to RGB via a color lookup table.

Two bytes from the pattern tables in VRAM and a byte from the attribute table are needed to generate this code. To draw the 5th pixel in a line on a tile, the fifth bit in the first pattern table byte is appended to the fifth bit of the second pattern table byte. Two bits from the attribute table are appended to the front of these two bits based on the location of

the tile. This makes up the 4-bit code, which also illustrates the NES's ability to only display 16 colors on the screen at a time.

The attribute byte should be explained a bit more in detail. Essentially, this byte holds information for 16 tiles, arranged in a 4x4 manner. The NTSC NES has a resolution of 256x240, meaning 32x30 tiles. This would imply that 8 attribute bytes are needed in order to draw the whole image. Assuming the 8-bit registers are bit numbered 7 down to 0, bits 1 and 0 represent the upper two bits of the color code of the upper left 4 tiles in the 4x4 tile arrangement. Bits 3 and 2 handle the upper right 4 tiles, and bits 5 and 4 handle the lower left.

It is important to note that the PPU is not driven by instructions and acts based on its registers. It reacts whenever a VBLANK occurs, which is stored in register \$2002, and begins to redraw the image on the screen line by line. (Our simple implementation does not implement VBLANK as we only draw one frame over and over again.)

The 4 bits of still picture data is read from VRAM memory. VRAM is addressed with 14 bits. (The address where data should be read from is stored in the picture address register \$2006) For the still data the VRAM data returns 2 bits for a character pattern and 2 bits for a color all for a single pixel. These 4 bits are fed into a lookup table called the color generator.

The color generator holds 32 6-bit codes. The top 16 codes of the RAM make up the sprite palette and the bottom 16 codes make up the

background palette. Our color generator has only 16 6-bit codes because we did not implement the sprite palette RAM. The 4-bit value serves as an address that looks up the appropriate color code in the Color generator RAM. When the correct code is found, the 6-bit value is outputted to the decoder.

The decoder's job is to generate a byte each for the three colors red, green and blue. The 6-bit code that is inputted to the decoder is made up a 4-bit code that specifies one of 16 different phases (hue) that the color is. The other 2 bits specify 1 of 4 levels. Based on these values and through a number of calculations R, G, and B values are generated and outputted to the line doubler.

#### The Line Doubler

The goal of the line doubler is to enlarge the image onscreen so that it is easier to see. To accomplish this, we will copy every pixel so that for every one pixel we had before we will have four new ones. Each pixel will be copied once to the position immediately to the right, then the same line will be drawn twice to given the effect of enlarging. For example, two lines that looked like this:

Xi@ NES

will be doubled to yield this:

XXii@@ XXii@@ NNEESS

NNEESS

The technique used will be very similar to the one in lab 5 for Embedded Systems Design. The interface presented to the PPU will be one that emphasizes simplicity: the input will be the bits corresponding to the pixel that needs to be displayed, a pixel clock and a line clock.

The port map to the line doubler looks as follows:

```
port (
    doubler_clk : in std_logic;
    doubler_data : in std_logic_vector(7 downto 0);
    doubler_reset : in std_logic;
    double_r : out std_logic_vector(9 downto 0);
    double_g : out std_logic_vector(9 downto 0);
    double_b : out std_logic_vector(9 downto 0);
    );
```

The PPU will send the line doubler at half the speed that the line doubler operates. The line doubler will use the extra clock cycles to display the double the pixels on the screen.

The mode of operation for the line doubler is as follows: when the PPU is feeding the line doubler line N, the line doubler will be outputting line N-1. Line N will be saved in a BRAM, to be accessed and outputted when the PPU feeds the doubler the next line. When outputting to the screen, the line doubler reads from the BRAM and sends the output signal to be displayed on screen.

In the time the PPU feeds one line to the line doubler, the line doubler will have output two lines to the screen. This is possible because the line doubler's clock is twice that of the PPU.

Another job of the line doubler is to center the image on the screen. To accomplish this, the line doubler will write into the BRAM starting at the beginning of the line, but will only read from the BRAM starting at an offset so that the image appears centered.

NTSC, the mode of video output for the NES, outputs at 30 Hz, while VGA operates at 60 Hz. Therefore, when NTSC has drawn one line, VGA has already drawn one line, moved its strobe back to the beginning of the line and drawn another. This helps us out because we can accept input at NTSC speeds and output them at VGA speeds without a hitch.

The end result of the line doubler will be a signal that is a centered 512x480 image instead of the native resolution of the NES, which is 256x240.

Figure 1. Block Diagram of Basic NES Design



Figure 2. Block Diagram of XiNES PPU



## Chapter 3 - What Worked, What Didn't Work

We encountered many problems as we began developing the XiNES. The first problem we came across was how to covert the NTSC phase (hue) and luminance values to RGB values. We found a BASIC implementation of this conversion online and translated it to VHDL. The Cadence simulation worked well however when we tried to put the program on the FPGA board we ran into problems. There were complex calculations involving floating-point numbers and trigonometric functions such as sine and cosine. We quickly learned that these calculations are tremendously expensive so the board did not support floating-point types.

Since the due date was a day away, we did not have time to think of other implementations. We solved the problem by using a Cadence simulation to determine which 16-image palette values were written to the Color Generator. We then manually worked out the calculations for these 16 values. When a 6-bit code from the image palette is chosen, the RGB values stored in the decoder are output to the line doubler.

Sprites did not work as well. The incredible complexity of the motion picture overwhelmed us after months of trying to understand how it worked and implement it. We coded up many components of the sprite section of the PPU, but at the end we decided to focus our attention on

getting a single frame of a background to display. We got rid of the sprite components and changed our design to only show backgrounds.

Another issue we ran into was that the resolution for the NES is 256x240. Also, we needed a monitor that supported raster scan and NTSC. Our original solution was to buy an old monitor much like the monitor that the Apple IIGS used. We discarded this idea when it proved expensive and we decided to write a line doubler in VHDL as explained in the project design. Basically, we copy every pixel so that for every one pixel we had before we will have four new ones. Each pixel will be copied once to the position immediately to the right, then the same line will be drawn twice to given the effect of enlarging. This solved the resolution problem.

In the end, the biggest setback to the project was trying to get the SRAM loaded with the appropriate program ROM. Using the bin2hex program we attempted to convert the binary character and program ROMs into the appropriate hex format for the Xilinx xsload utility with the appropriate memory offsets for interaction with the 6502 CPU. Unfortunately, it seems that xsload ignored the memory-offset information because the CPU never saw the correct data. We tried to work around this by using the Xio\_In functions to load SRAM, but this either resulted in integer overflow, SRAM overflow, or LISP errors during the compilation phase.

## Chapter 4 - Who Did What

Because of our high ambition of a fully working PPU, we initially wrote a lot of code based on the PPU patent schematics. Although the XiNES unit supports writing a single frame and does not support sprites, Neel and Jay spent a lot of time designing and trying to implement a full PPU. So although the PPU is pretty simple right now, there was much work on trying to get the full PPU to work.

William Blinn - Worked on SRAM interface, line doubler, and attempted controller interface.

Dave Coulthart - Documentation of XiNES. SRAM interface and controller.

Jay Fernandez - Primarily worked on PPU.

Neel Goyal - Worked on PPU, connecting everything, and simulation.

Jeff Lin - Documentation and testing. SRAM memory addressing.

#### Chapter 5 - Lessons Learned & Advice

#### Individual Lessons Learned

*Billy:* Overall, I could have put significantly more effort into the project. I had a good start by getting the line doubler out of the way relatively early, but there were a few weeks during the semester where I didn't work very hard on the project. I wasn't aggressive enough in finding out what needed to be done, figuring out how to do it and asking for help when necessary. I believe if I had started on the SRAM interface a few weeks earlier and asked Cristian or Professor Edwards for help, it would have been completed without much of a hitch.

We had a problem distributing work in our group, with Jay and Neel doing all of the PPU (which was easily the most complicated module). If I had taken the time to learn how to use Cadence and helped Jay and Neel out with coding and testing, we probably would have had more parts of the NES working.

Hoping to meet in the lab a couple days before the project is due and glue everything together at the last second doesn't work. Better time budgeting, communication and distribution of duties would have made for a much better project.

Jay: In order to finish development in time there needs to be specific intermediate deadlines for various modules. Although we had some

deadlines written up, they weren't taken as seriously as they should have been. The work built up at the end of the semester and caused for unpleasant last minute coding. The problem is that there are unexpected delays that are difficult to predict so it is very difficult to forecast development time. The lesson I learned was to allow adequate time for each module and to take these deadlines seriously.

Another important lesson I learned is that communication is crucial but it takes time. Teams should be kept small because it is very hard to keep five people up to date with what is going on. With such large groups, team positions should have been given out. We needed a leader who can get people together, give out responsibilities and make sure that those tasks are completed at the intermediate deadlines. Interpersonal and motivational skills for the leader are even more important in school projects than in the real world. The leader does not have as much power to enforce that things are done compared to a supervisor in the real world. If you do not perform well at a company there is the threat of losing your job. However, if you do not do your work in school projects someone else will have to do that work for you.

*Jeff:* Working on this project has shown that the less well-defined a project is at the assigned level, the more effort must be made by each person on the team to make sure he knows what needs to be accomplished. Unfortunately, I approached the project like my previous

projects. That is, I had a general understanding of the area, and using the project guidelines, I was able to quickly figure out what to do. In this broader, group-defined project, when each of us began choosing individual tasks to complete, I did not know enough about each part to make a choice that would fit my capabilities. As a result, I ended up working rather aimlessly, picking up the loose ends that other members of the group were not covering and not really feeling as though I had made a significant contribution to the project as a whole. If I had approached the project with more knowledge of what exactly needed to be done, I think I might have been able to do more to help the group finish the project.

*Dave:* The most important lessons I learned from this project are that defined roles for each team member are a *requirement* for working with such a large group, each team member (or pair of team members) should have a specific set of tasks to complete, and communication within a group along with personal motivation are critical. A group leader must be chosen who will set internal deadlines, assign appropriate tasks, and ensure that everyone is focused on their work. For a project consisting of so many components (CPU, PPU, ROM, line doubler), a single member of the group should be in charge of ensuring all members are integrating the different pieces and communicating their interfacing needs. A group is always composed of members with different skill levels and areas of

expertise; tasks must be assigned based on these considerations. For each task, the person assigned to it should provide a brief proposal of the iterations that will be taken to complete the task along with deadlines for each development cycle. The entire group must then meet regularly to discuss progress and the next steps. I personally felt out of the loop on a number of the key components being developed by other group members and there was not enough effort on either side to keep the team in sync. While individuals must commit time beyond group meetings to complete all of the work, I believe it should be a course requirement that teams meet at least twice a week, either by sign-in during class lab time, or by requiring a meeting log. I personally don't believe I contributed as much as I could have to the group, feeling as those the large tasks such as the PPU were being handled by other members, and mandatory meetings leading to more group communication would have better kept me on track.

#### Advice to Future Groups

The biggest piece of advice we can give to students next year is that while ambition often results in innovative results, it's important to keep the promises reasonable. Often, features promised are not worth the cost to implement, not necessary, or simply impossible to implement in the given timetable. We jumped into the PPU promising to implement everything and we quickly realized that this was way beyond what we could do in one semester. We learned that given a certain amount of

time, you have to quickly determine what the group is capable of doing in that timeframe. For example, we wasted valuable time researching and trying to implement sprites but near the end of the year we hit a deadend and did not understand how to complete it.

#### Chapter 6 - Source Code

## Line Doubler

```
-- linedoubler.vhd
library IEEE;
use IEEE.std logic 1164.All;
use IEEE.std logic unsigned.All;
entity line doubler is
 port (
    doubler clk : in std logic;
    doubler data : in std logic vector(7 downto 0);
    doubler reset : in std logic;
   double_r : out std logic vector(9 downto 0);
    double g
              : out std logic vector(9 downto 0);
   double b : out std_logic_vector(9 downto 0));
end line doubler;
architecture Behavioral of line doubler is
 component RAMB4 S8 S8
 port (DIA : in STD LOGIC VECTOR (7 downto 0);
              : in STD LOGIC VECTOR (7 downto 0);
       DIB
       ENA : in STD_logic;
ENB : in STD_logic;
        WEA
             : in STD logic;
       WEB
             : in STD logic;
       RSTA : in STD logic;
       RSTB : in STD logic;
        CLKA : in STD logic;
       CLKB : in STD logic;
       ADDRA : in STD LOGIC VECTOR (8 downto 0);
        ADDRB : in STD LOGIC VECTOR (8 downto 0);
        DOA : out STD LOGIC VECTOR (7 downto 0);
              : out STD LOGIC VECTOR (7 downto 0));
        DOB
```

end component;

constant NES\_WIDTH : integer := 256; constant NES\_HEIGHT : integer := 240; constant DOUBLED\_WIDTH : integer := 512; constant DOUBLED HEIGHT : integer := 480;

```
constant CENTER OFFSET : integer := 64;
  constant HALF CENTER OFFSET : integer := 32;
  constant H ACTIVE : integer := 640;
  constant H FRONT PORCH : integer := 16;
  constant H BACK PORCH : integer := 48;
  --may need to modify h total because of the difference
between
  --the nes clock and vga's clock
                   : integer := 800;
  constant H TOTAL
  constant V ACTIVE : integer := 480;
  constant V FRONT PORCH : integer := 11;
  constant V BACK PORCH : integer := 31;
  constant V TOTAL
                    : integer := 524;
  signal d bram out : std logic vector(7 downto 0);
  --read from the input byte
  signal hor read in bounds : std logic := '1';
  signal ver read in bounds : std logic := '1';
  --write to the rgb signals
  signal hor write in bounds : std logic := '0';
  signal ver write in bounds : std logic := '0';
  signal ram write enable : std logic;
  signal ram read enable : std logic;
  signal address a : std logic vector(8 downto 0);
  signal address b : std logic vector(8 downto 0);
  signal pixel count : std logic vector(10 downto 0);
  signal line count : std logic vector(9 downto 0);
  signal r temp : std logic vector(9 downto 0);
  signal g temp : std logic vector(9 downto 0);
  signal b temp : std logic vector(9 downto 0);
begin
   -- Pixel counter
 process ( doubler clk, doubler reset )
 begin
    if doubler reset = '1' then
     pixel count <= "0000000000";</pre>
```

```
elsif doubler clk'event and doubler clk = '1' then
      if pixel count = (H TOTAL - 1) then
        pixel count <= "0000000000";</pre>
      else
        pixel count <= pixel count + 1;</pre>
      end if;
    end if;
  end process;
  -- Line counter
  process ( doubler clk, doubler reset )
 begin
    if doubler reset = '1' then
      line count <= "0000000000";
    elsif doubler clk'event and doubler clk = '1' then
      if ((line count = V TOTAL - 1) and (pixel count =
H TOTAL - 1)) then
        line count <= "0000000000";
      elsif pixel count = (H_TOTAL - 1) then
        line count <= line count + 1;</pre>
      end if;
    end if;
  end process;
  -- create a signal to determine whether we want to write
to our output signals
  -- if we're in bounds vertically
  --we don't need to take into account the porches, so i
deleted the vtotal-front-back
  --bill
  process (doubler clk)
 begin
    if doubler clk'event and doubler clk = '1' then
      if ((line count = (DOUBLED HEIGHT - 1)) and
(pixel count = (H TOTAL - 1))) then
       ver write in bounds <= '0';</pre>
      elsif ((line count = (V TOTAL - 1)) and (pixel_count
= (H TOTAL - 1))) then
        ver write in bounds <= '1';</pre>
      end if;
    end if;
  end process;
  -- create a signal to determine whether we want to read
```

```
from our input signal
```

```
-- if we're in bounds vertically
  --we don't need to take into account the porches, so i
deleted the vtotal-front-back
  --bill
 process(doubler clk)
 begin
    if doubler clk'event and doubler clk = '1' then
      if ((line count = (DOUBLED HEIGHT - 1)) and
(pixel count = (H TOTAL - 1))) then
        ver read in bounds <= '0';</pre>
      elsif ((line count = (V TOTAL - 1)) and (pixel count
= (H TOTAL - 1))) then
        ver read in bounds <= '1';</pre>
      end if;
    end if;
  end process;
    -- create a signal to determine whether we want to
write to our output signals
  -- if we're in bounds horizontally
  process(doubler clk)
  begin
    if doubler clk'event and doubler clk = '1' then
      if pixel count = (DOUBLED WIDTH + CENTER OFFSET - 1)
then
        hor write in bounds <= '0';</pre>
      elsif pixel count = (CENTER OFFSET - 1) then
        hor write in bounds <= '1';
      end if;
    end if;
  end process;
  -- create a signal to determine whether we want to read
from our input signal
  -- if we're in bounds horizontally
  process(doubler clk)
 begin
    if doubler clk'event and doubler clk = '1' then
      if pixel count = (DOUBLED WIDTH - 1) then
        hor read in bounds <= '\overline{0}';
      elsif pixel count = (H TOTAL - 1) then
        hor read in bounds <= '1';</pre>
      end if;
    end if;
  end process;
```

```
--create ram signals
 process(doubler clk)
 begin
    if doubler clk'event and doubler clk = '1' then
      ram write enable <= hor read in bounds and</pre>
ver read in bounds and pixel count(0);
      address a <= line count(1) & pixel count(8 downto 1);
      address b <= not line count(1) & pixel count(8 downto
1) - HALF CENTER OFFSET + 1;
   end if;
 end process;
 --BRAM
line bram : RAMB4 S8 S8 port map (
         DIA
                => doubler data ,
               => '1',
         ENA
        WEA
              => ram write enable,
         RSTA => '0',
         CLKA => doubler clk,
         ADDRA => address a,
         DOA
              => open,
         DIB
              => X''00'',
              => '1',
         ENB
              => '0',
         WEB
         RSTB => '0',
        CLKB => doubler clk,
         ADDRB => address b,
         DOB => d bram out
);
  --assign the output signals
  double r <= d bram out(7 downto 5) & "0000000"</pre>
               when ((hor write in bounds = '1') and
(ver write in bounds = '1'))
               else "1111111111";-- when
(hor write in bounds = '0') else "0000000000";
  double g <= d bram out(4 downto 2) & "0000000"</pre>
               when ((hor write in bounds = '1') and
(ver write in bounds = '1'))
               else "111111111";-- when
(hor write in bounds = '0') else "0000000000";
  double b <= d bram out(1 downto 0) & "00000000"
               when ((hor write in bounds = '1') and
(ver write in bounds = '1'))
```

```
else "111111111";-- when
(hor_write_in_bounds = '0') else "000000000";
```

end Behavioral;

```
-- vga.vhd
_____
_____
-- VGA video generator
___
-- Uses the vga timing module to generate hsync etc.
-- Massages the RAM address and requests cycles from the
memory controller
-- to generate video using one byte per pixel
___
-- Cristian Soviani, Dennis Lim, and Stephen A. Edwards
 ------
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity vga is
 port (
                 : in std logic;
    clk
    pix_clk
               : in std logic;
    video_addr : out std_logic_vector(19 downto 0);
video_req : out std_logic;
VIDOUT_CLK : out std_logic;
VIDOUT_RCR : out std_logic_vector(9 downto 0);
                 : out std logic vector(9 downto 0);
   VIDOUT GY
   VIDOUT BCB : out std logic vector(9 downto 0);
   VIDOUT BLANK N : out std logic;
   VIDOUT HSYNC N : out std logic;
   VIDOUT VSYNC N : out std logic);
end vga;
architecture Behavioral of vga is
  -- Fast low-voltage TTL-level I/O pad with 12 mA drive
```

```
component OBUF F 12
    port (
       O : OUT STD ULOGIC;
       I : in STD ULOGIC);
  end component;
  -- Basic edge-sensitive flip-flop
  component FD
    port (
      C : in std logic;
      D : in std logic;
       Q : out std logic);
  end component;
  -- Force instances of FD into pads for speed
  attribute iob : string;
  attribute iob of FD : component is "true";
  component vga timing
    port (
      h_sync_delay : out std_logic;
v_sync_delay : out std_logic;
blank : out std_logic;
      vga ram read address : out std logic vector (19
downto 0);
      pixel_clock : in std_logic;
reset : in std_logic);
  end component;
   component line doubler
     port (
        doubler clk : in std logic;
        doubler data : in std logic vector(7 downto 0);
        doubler reset : in std logic;
        double_r : out std_logic_vector(9 downto 0);
double_g : out std_logic_vector(9 downto 0);
        double_g : out std_logic_vector(9 downto 0);
double_b : out std_logic_vector(9 downto 0));
   end component;
  signal r
                                      : std logic vector (9
downto 0);
  signal q
                                     : std logic vector (9
downto 0);
  signal b
                                      : std logic vector (9
downto 0);
```

```
: std_logic;
: std_logic;
  signal blank
  signal hsync
  signal vsync : std_logic;
signal vga_ram_read_address : std_logic_vector(19
downto 0);
  signal vreq : std_logic;
signal vreq_1 : std_logic;
signal load_video_word : std_logic;
signal vga_shreg : std_logic_vector(15)
  signal vga_shreg
downto 0);
  signal d data
                              : std logic vector(7 downto
0);
 --old signals
-- signal video data : std logic vector(15
downto 0);
-- signal clk : std_logic;
-- signal rst : std_logic;
-- signal pix_clk : std_logic;
begin
-- clk <= OPB Clk;
-- pix clk <= pixel_clock;</pre>
-- rst <= OPB Rst;
-- video data <= "111000000011100";
  st : vga timing port map (
    pixel clock => pix clk,
    reset => rst,
    h sync delay => hsync,
    v sync delay => vsync,
    blank => blank,
    vga_ram_read_address => vga_ram_read_address);
   doubler : line doubler port map (
     doubler clk => pix clk,
     doubler data => d data,
     doubler reset => rst,
     double_r => r,
     double_g => g,
double_b => b);
  -- Video request is true when the RAM address is even
  -- FIXME: This should be disabled during blanking to
reduce memory traffic
```

```
vreq <= not vga ram read address(0);</pre>
  -- Generate load video word by delaying vreq two cycles
  process (pix clk)
  begin
    if pix clk'event and pix clk='1' then
      vreq 1 <= vreq;</pre>
      load video word <= vreq 1;</pre>
    end if;
  end process;
  -- Generate video req (to the RAM controller) by delaying
vreq by
  -- a cycle synchronized with the pixel clock
  process (clk)
  begin
     if clk'event and clk='1' then
       video req <= pix clk and vreq;
     end if;
   end process;
  -- The video address is the upper 19 bits from the VGA
timing generator
  -- because we are using two pixels per word and the RAM
address counts words
  video addr <= '0' & vga ram read address(19 downto 1);</pre>
  -- The video shift register: either load it from RAM or
shift it up a byte
  process (pix clk)
 begin
    if pix clk'event and pix clk='1' then
      if load video word = '1' then
        vga shreg <= video data;</pre>
      else
        -- Shift the low byte of read video data into the
high byte
        vga shreq <= vga shreq(7 downto 0) & "00000000";</pre>
      end if;
    end if;
  end process;
```

```
-- Copy the upper byte of the video word to the color
signals
  -- Note that we use three bits for red and green and two
for blue.
      r(9 downto 7) <= vga shreg (15 downto 13);
___
      r(6 downto 0) <= "0000000";
___
      g(9 downto 7) <= vga shreg (12 downto 10);
___
      q(6 downto 0) <= "0000000";
___
      b(9 downto 8) <= vga shreg (9 downto 8);
___
      b(7 downto 0) <= "00000000";
___
     d data <= vga shreg(15) or
___
               vga shreg(14) or
___
               vga shreg(13) or
___
               vga shreg(12) or
___
___
               vga shreg(11) or
               vga shreg(10) or
___
               vga shreg(9) or
___
               vga shreg(8);
 d data <= vga shreg(15 downto 8);</pre>
 -- Video clock I/O pad to the DAC
 vidclk : OBUF F 12 port map (
   O => VIDOUT clk,
    I => pix clk);
  -- Control signals: hsync, vsync, and blank
  hsync ff : FD port map (
   C => pix clk,
    D => not hsync,
    Q => VIDOUT HSYNC N );
  vsync ff : FD port map (
    C => pix clk,
    D => not vsync,
    Q => VIDOUT VSYNC N );
 blank ff : FD port map (
    C => pix clk,
    D => not blank,
    Q => VIDOUT BLANK N );
  -- Three digital color signals
  rgb ff : for i in 0 to 9 generate
```

```
r_ff : FD port map (
    C => pix_clk,
    D => r(i),
    Q => VIDOUT_RCR(i) );
g_ff : FD port map (
    C => pix_clk,
    D => g(i),
    Q => VIDOUT_GY(i) );
b_ff : FD port map (
    C => pix_clk,
    D => b(i),
    Q => VIDOUT_BCB(i) );
end generate;
```

```
end Behavioral;
```

# Picture Processing Unit

```
--Create Entity:
--Library=NES, Cell=nes ppu still, View=entity
--Time:Sat May 8 18:10:11 2004
--By:neel
LIBRARY ieee;
USE ieee.std logic 1164.all;
USE ieee.std logic arith.all;
USE ieee.std logic unsigned.all;
ENTITY nes ppu still IS
    PORT (
        b : OUT std logic vector(7 DOWNTO 0);
        g : OUT std logic vector(7 DOWNTO 0);
        r : OUT std logic vector(7 DOWNTO 0);
        v addr : OUT std logic vector(13 DOWNTO 0);
        v data : OUT std logic vector(7 DOWNTO 0);
        v read : OUT std logic;
        v write : OUT std logic;
        ppu go : out std logic;
        addr : IN std logic vector(15 DOWNTO 0);
        clock : IN std logic;
        cpu data : IN std logic vector (7 DOWNTO 0);
        cpu r : IN std logic;
        cpu w : IN std logic;
        rst : IN std logic;
```

```
v in : IN std logic vector(7 DOWNTO 0)
    );
END nes ppu still;
--Netlist:
--Library=NES, Cell=nes ppu still, View=schematic
--Time:Wed May 5 16:49:38 2004
--By:neel
ARCHITECTURE schematic OF nes ppu still IS
    COMPONENT decoder
        PORT (
            din : IN std logic vector(5 DOWNTO 0);
            rout : OUT std logic vector(7 DOWNTO 0);
            bout : OUT std logic vector(7 DOWNTO 0);
            gout : OUT std logic vector(7 DOWNTO 0)
        );
    END COMPONENT;
    COMPONENT colorgen
        PORT (
            clk : IN std logic;
            we : IN std logic;
            addr vram : IN std logic vector(3 DOWNTO 0);
            addr mux : IN std logic vector(3 DOWNTO 0);
            di : IN std logic vector(7 DOWNTO 0);
            do : OUT std logic vector(5 DOWNTO 0)
        );
    END COMPONENT;
       COMPONENT vram
___
           PORT (
               clk : IN std logic;
___
               addr : IN std_logic_vector(13 DOWNTO 0);
               din : IN std logic vector(7 DOWNTO 0);
               dout : OUT std logic vector(7 DOWNTO 0);
               wr : IN std logic;
               rd : IN std logic
___
           );
___
       END COMPONENT;
    COMPONENT shift req
        PORT (
            output : OUT std logic vector(1 DOWNTO 0);
            data1 : IN std logic vector(7 DOWNTO 0);
            data2 : IN std logic vector(7 DOWNTO 0);
            load1 : IN std logic;
```

```
load2 : IN std logic;
        clk : IN std logic
    );
END COMPONENT;
COMPONENT control
    PORT (
        cpu in : IN std logic vector(7 DOWNTO 0);
        addr in : IN std logic vector(15 DOWNTO 0);
        cpu read : IN std logic;
        cpu write : IN std logic;
        ppu clock : IN std logic;
        reset : IN std logic;
        vram addr : OUT std logic vector(13 DOWNTO 0);
        vram data : OUT std logic vector(7 DOWNTO 0);
        vram write : OUT std logic;
        loadsr1 : OUT std logic;
        loadsr2 : OUT std logic;
        sr1 data : OUT std logic vector(7 DOWNTO 0);
        sr2 data : OUT std logic vector(7 DOWNTO 0);
        vram in : IN std logic vector(7 DOWNTO 0);
        attrib out : OUT std logic vector(1 DOWNTO 0);
        write color : OUT std logic;
        ppu going : out std logic;
        color data : OUT std logic vector(7 DOWNTO 0);
        color addr : OUT std logic vector(3 DOWNTO 0);
        vram read : OUT std logic
    );
END COMPONENT;
SIGNAL net33 : std logic;
SIGNAL bits : std logic vector(3 DOWNTO 0);
SIGNAL net35 : std logic vector(0 TO 3);
SIGNAL net50 : std logic;
SIGNAL net36 : std logic vector(0 TO 7);
SIGNAL net34 : std logic vector(0 TO 7);
SIGNAL net49 : std logic;
SIGNAL net48 : std logic vector(0 TO 7);
SIGNAL net43 : std logic;
SIGNAL net20 : std logic vector(0 TO 5);
SIGNAL net46 : std logic vector(0 TO 13);
SIGNAL net47 : std logic vector(0 TO 7);
SIGNAL net44 : std logic;
SIGNAL net45 : std logic vector(0 TO 7);
ALIAS clock wire : std ulogic IS clock;
```

BEGIN

```
15 : decoder
         PORT MAP(
             din(5 DOWNTO 0) => net20(0 TO 5),
             rout (7 \text{ DOWNTO } 0) => r(7 \text{ DOWNTO } 0),
             bout (7 \text{ DOWNTO } 0) => b(7 \text{ DOWNTO } 0),
             gout(7 DOWNTO 0) => g(7 DOWNTO 0)
         );
    14 : colorgen
         PORT MAP(
             clk => clock wire,
             we => net33,
             addr vram(3 DOWNTO 0) = net35(0 TO 3),
             addr mux(3 DOWNTO 0) => bits(3 DOWNTO 0),
             di(7 DOWNTO 0) => net34(0 TO 7),
             do(5 DOWNTO 0) => net20(0 TO 5)
         );
        12 : vram
___
___
            PORT MAP(
                 clk => clock wire,
                 addr(13 DOWNTO 0) => net46(0 TO 13),
                 din(7 \text{ DOWNTO } 0) => net45(0 \text{ TO } 7),
                 dout (7 \text{ DOWNTO } 0) = \operatorname{net36}(0 \text{ TO } 7),
                 wr => net43,
___
                 rd => net44
___
___
            );
    II : shift reg
         PORT MAP(
             output(1 DOWNTO 0) => bits(1 DOWNTO 0),
             data1(7 \text{ DOWNTO } 0) => net48(0 \text{ TO } 7),
             data2(7 \text{ DOWNTO } 0) => net47(0 \text{ TO } 7),
             load1 => net50,
             load2 => net49,
             clk => clock wire
         );
    IO : control
         PORT MAP(
             cpu in(7 DOWNTO 0) => cpu data(7 DOWNTO 0),
             addr in(15 DOWNTO 0) => addr(15 DOWNTO 0),
             cpu read => cpu r,
              cpu write => cpu w,
```

```
ppu clock => clock wire,
            reset => rst,
            vram addr(13 DOWNTO 0) => v addr(13 downto 0),
-- net46(0 TO 13),
            vram data(7 DOWNTO 0) = v data(7 downto 0), --
net45(0 TO 7),
            vram write => v write, --net43,
            loadsr1 => net50,
            loadsr2 => net49,
            sr1 data(7 DOWNTO 0) => net48(0 TO 7),
            sr2 data(7 DOWNTO 0) => net47(0 TO 7),
            vram in(7 DOWNTO 0) = v in(7 downto 0), --
net36(0 TO 7),
            attrib out(1 DOWNTO 0) => bits(3 DOWNTO 2),
            write color => net33,
            ppu going => ppu go,
            color data(7 DOWNTO 0) = net34(0 TO 7),
            color addr(3 DOWNTO 0) = net35(0 TO 3),
            vram read => v read --net44
        );
END schematic;
```

```
-- control.vhd
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic arith.all;
use ieee.std logic unsigned.all;
entity control is
  port (
    cpu in : in std logic vector(7 downto 0);
    addr_in : in std_logic_vector(15 downto 0);
cpu read : in std logic;
    cpu write : in std logic;
    ppu clock : in std logic;
           : in std logic;
    reset
    vram addr : out std logic vector(13 downto 0);
    vram data : out std logic vector(7 downto 0);
    vram write : out std logic;
    loadsr1 : out std logic;
    loadsr2 : out std logic;
    sr1 data : out std logic vector(7 downto 0);
    sr2 data : out std logic vector(7 downto 0);
    vram in : in std logic vector(7 downto 0);
```

```
attrib out : out std logic vector(1 downto 0);
    write color : out std logic;
    ppu going : out std logic;
    color data : out std logic vector(7 downto 0);
    color addr : out std logic vector(3 downto 0);
    vram read : out std logic);
end control;
architecture behavior of control is
signal p2002, p2001, p2000, p2007 : std logic vector(7
downto 0);
signal p2006top, p2006bot : std logic vector(7 downto 0);
--signal loaded2006 : std logic;
signal nametable, attrib, pattern1, pattern2 :
std logic vector(13 downto 0);
signal namebyte, attribyte, pbyte1, pbyte2 :
std logic vector(7 downto 0);
--signal go do : std logic;
signal current state, next state : std logic vector(3
downto 0);
--gnal hcount : std logic vector (7 downto 0);
--signal vcount : std logic vector(6 downto 0);
signal pixel count, line count : std logic vector (7 downto
0);
--signal reset pixels : std logic;
signal writex, writey : std ulogic;
signal shit, shit1, shit2, loaded2006, go do, reset pixels
: std ulogic;
signal clock tick : std ulogic;
constant IDLE : std logic vector(3 downto 0) := "0000";
constant FETCH : std_logic vector(3 downto 0) := "0001";
constant FETCH A : std logic vector(3 downto 0) := "0010";
constant FETCH P1 : std logic vector(3 downto 0) := "0011";
constant FETCH P2 : std logic vector(3 downto 0) := "0100";
constant LOADPATS : std logic vector(3 downto 0) := "0101";
constant GO : std logic vector(3 downto 0) := "0110";
constant GET ATTR : std logic vector(3 downto 0) := "0111";
constant GET P1 : std logic vector(3 downto 0) := "1000";
constant GET P2 : std logic vector(3 downto 0) := "1001";
constant LOAD : std logic vector(3 downto 0) := "1010";
```

```
begin -- behavior
```

```
process(ppu clock, reset)
    begin
      if reset = '1' then
        shit <= '1';</pre>
        current state <= IDLE;</pre>
        clock tick <= '0';</pre>
      elsif ppu clock = '1' and ppu clock'event then
        clock tick <= not(clock tick);</pre>
        then
          p2002 <= "00000000";
          shit <= '0';</pre>
          current state <= IDLE;</pre>
        else
          current state <= next state;</pre>
          shit <= '0';</pre>
        end if;
      end if;
    end process;
  process (writex, writey)
    begin
      if writex = '0' and writey = '0' then
        attrib out <= attribyte(1 downto 0);</pre>
      elsif writex = '1' and writey = '0' then
        attrib out <= attribyte(3 downto 2);</pre>
      elsif writex = '0' and writey = '1' then
        attrib out <= attribyte(5 downto 4);</pre>
      elsif writex = '1' and writey = '1' then
        attrib out <= attribyte(7 downto 6);</pre>
      end if;
    end process;
  process(ppu_clock, reset_pixels)
    begin
      if reset pixels = '1' then
        pixel count <= "00000000";</pre>
      elsif ppu clock = '1' and ppu clock'event then
        if pixel count = "111111111" then
          pixel count <= "00000000";</pre>
        else
          pixel count <= pixel count + 1;</pre>
        end if;
      end if;
    end process;
  process (pixel count, reset pixels)
```

```
begin
      if reset pixels = '1' then
        line count <= "00000000";
      elsif pixel count = "11111111" and line count = 239
then
        line count <= "00000000";
      elsif pixel count = "111111111" then
        line count <= line count + 1;</pre>
      end if;
    end process;
 process (pixel count, line count, reset, reset pixels)
    begin
      if reset = '1' or reset pixels = '1' then
        writex <= '0';</pre>
        writey <= '0';</pre>
      else
        if pixel count (3 downto 0) = "1111" then
          writex <= not(writex);</pre>
        end if;
        if line count(3 downto 0) = "1111" then
          writey <= not(writey);</pre>
        end if;
      end if;
    end process;
-- process(cpu in, addr in, cpu read, cpu write,
current state, reset, clock tick)
    vram write <= cpu write when addr in =
"001000000000111" else
                   '0';
    vram read <= '0' when cpu write = '1' and addr in =
"001000000000111" else
                  '1';
    vram data <= cpu in when addr in = "001000000000111"
else
                  "0000000";
    ppu going <= '0' when current state = IDLE else '1';</pre>
    process(clock tick, current state)
    begin
```

```
reset pixels <= '0';</pre>
      loadsr1 <= '0';</pre>
      loadsr2 <= '0';</pre>
_ _
         vram read <= '0';</pre>
      case current state is
         when IDLE =>
           if shit = '1' then
             loaded2006 <= '0';</pre>
             go do <= '0';
             reset pixels <= '1';</pre>
             next state <= IDLE;</pre>
           end if;
           -- here it handles all vram writes, etc.
           vram addr <= p2006top(5 downto 0) & p2006bot(7</pre>
downto 0);
           -- for sram mux
              if addr in (3 \text{ downto } 0) = "0111" then
                 write2007 <= '1';
_ _
              else
_ _
___
                 write2007 <= '0';
              end if;
               shit2 <= '1';</pre>
_ _
             if addr in(15 downto 12) = "0010" then
                if cpu write = '1' then
                  shit1 <= '1';</pre>
                  if addr in (3 downto 0) = "0000" then
                    p2000 <= cpu in;
                    next state <= IDLE;</pre>
                  elsif addr in(3 downto 0) = "0001" then
                    p2001 <= cpu in;
                    if go do = '0' then
                       go do <= '1';
                      next state <= IDLE;</pre>
                    else
                      go do <= '0';
                      next state <= FETCH;</pre>
                      --tilecount <= "0000000000";
                      -- will need to fetch first nametable
byte
                      nametable <= "10" & p2000(1 downto 0) &
"000000000";
                      vram addr <= "10" & p2000(1 downto 0) &
"000000000";
```

```
end if;
                 elsif addr in(3 downto 0) = "0110" then
                    if loaded 2006 = '0' then
                      p2006top <= cpu in;
                      loaded2006 <= '1';</pre>
                      next state <= IDLE;</pre>
                    else
                      p2006bot <= cpu in;
                      loaded2006 <= '0';</pre>
                      next state <= IDLE;</pre>
                    end if;
                 elsif addr in(3 downto 0) = "0111" then
                    p2007 <= cpu in;
                    --vram data <= cpu in;
                    --vram write <= '1';
                    next state <= IDLE;</pre>
                    if p2000(2) = '1' then
                      p2006bot <= p2006bot + 32;
                    else
                      p2006bot <= p2006bot + 1;
                    end if;
                 end if;
                 if p2006top(5 downto 0) & p2006bot(7 downto
4) = "1111110000" then
                    -- writing to pallete
                    color addr <= p2006bot(3 downto 0);</pre>
                    write color <= '1';</pre>
                    color data <= cpu in; --p2007;</pre>
                 else
                   write color <= '0';</pre>
                 end if;
               end if;
             end if;
        when FETCH =>
             if ppu clock = '1' and ppu clock'event then
           -- commenting for latching testing purposes
             --vram addr <= nametable;
               vram read <= '1';</pre>
___
             namebyte <= vram in;</pre>
             if p2000(2) = '1' then
               nametable <= nametable + 32;</pre>
             else
               nametable <= nametable + 1;</pre>
```

```
end if;
             attrib <= nametable + 960;</pre>
             vram addr <= nametable + 960;</pre>
             if attrib = "10001111010000" then
               attrib <= "10001111011000";
               vram addr <= "10001111011000";</pre>
             end if;
             reset pixels <= '1';</pre>
             -- location of first attribute byte
             next state <= FETCH A;</pre>
             end if;
_ _
         when FETCH A =>
             if ppu clock = '1' and ppu clock'event then
             --vram addr <= attrib;
              vram read <= '1';</pre>
             attribyte <= vram in;</pre>
           -- now find location of pattern table byte 1
             if p2000(4) = '1' then
               pattern1 <= "01" & namebyte(7 downto 0) & '0'</pre>
& line count(2 downto 0);
               vram addr <= "01" & namebyte(7 downto 0) &</pre>
'0' & line count(2 downto 0);
             else
               pattern1 <= "00" & namebyte(7 downto 0) & '0'</pre>
& line count(2 downto 0);
               vram addr <= "00" & namebyte(7 downto 0) &</pre>
'0' & line count(2 downto 0);
             end if;
             next state <= FETCH P1;</pre>
             end if;
___
         when FETCH P1 =>
             if ppu clock = '1' and ppu clock'event then
               vram addr <= pattern1;</pre>
               vram read <= '1';</pre>
             pbyte1 <= vram in;</pre>
             -- now find location of pattern table byte 2
             if p2000(4) = '1' then
               pattern2 <= "01" & namebyte(7 downto 0) & '1'</pre>
& line count(2 downto 0);
               vram addr <= "01" & namebyte(7 downto 0) &</pre>
'1' & line count(2 downto 0);
             else
```

```
pattern2 <= "00" & namebyte(7 downto 0) & '1'</pre>
& line count(2 downto 0);
               vram addr <= "00" & namebyte(7 downto 0) &</pre>
'1' & line count(2 downto 0);
             end if;
             next state <= FETCH P2;</pre>
             end if;
        when FETCH P2 =>
             if ppu clock = '1' and ppu_clock'event then
               vram addr <= pattern2;</pre>
___
               vram read <= '1';</pre>
_ _
             pbyte2 <= vram in;</pre>
             -- now both shift registers are loaded with the
first two bytes to
             -- make the first 8 pixels
             reset pixels <= '1';</pre>
             next state <= LOADPATS;</pre>
             end if;
___
        when LOADPATS =>
             if ppu clock = '1' and ppu clock'event then
_ _
             sr1 data <= pbyte1;</pre>
             sr2 data <= pbyte2;</pre>
             loadsr1 <= '1';</pre>
             loadsr2 <= '1';</pre>
             reset pixels <= '1';</pre>
             vram addr <= nametable;</pre>
             next state <= GO;</pre>
             end if;
___
        when GO =>
           -- this is the main function loop
           -- will need to grab a new nametable byte before
8 pixels are drawn
           ___
                   will need to update address after every
fetch and at end of line
                   if pixel count = 255 then need to
           ___
subtract 32 or 32*32 from
           ___
                   nametable address based on p2000
           -- will need to grab a new attribute byte if
necessary for next tile
                   attribute table address will be updated
in LOAD state
           -- will need to grab two pattern table bytes and
load them when
                  pixel count(2 downto 0) = "111"
```

```
-- already incremented nametable byte address in
FETCH state
             if ppu clock = '1' and ppu clock'event then
___
___
               vram addr <= nametable;</pre>
               vram read <= '1';</pre>
_ _
           vram addr <= attrib;</pre>
           if attrib = "10001111010000" then
               attrib <= "10001111011000";
               vram addr <= "10001111011000";</pre>
           end if;
           namebyte <= vram in;</pre>
           next state <= GET ATTR;</pre>
                    end if;
  ___
        when GET ATTR =>
             if ppu clock = '1' and ppu clock'event then
             vram addr <= attrib;</pre>
               vram read <= '1';</pre>
_ _
             attribyte <= vram in;</pre>
             -- update pattern 1 address
             if p2000(4) = '1' then
               pattern1 <= "01" & namebyte(7 downto 0) & '0'</pre>
& line count(2 downto 0);
               vram addr <= "01" & namebyte(7 downto 0) &</pre>
'0' & line count(2 downto 0);
             else
               pattern1 <= "00" & namebyte(7 downto 0) & '0'</pre>
& line count(2 downto 0);
               vram addr <= "00" & namebyte(7 downto 0) &</pre>
'0' & line count(2 downto 0);
             end if;
             next state <= GET P1;</pre>
             end if;
___
        when GET P1 =>
             if ppu clock = '1' and ppu clock'event then
               vram addr <= pattern1;</pre>
___
               vram read <= '1';</pre>
             pbyte1 <= vram in;</pre>
             if p2000(4) = '1' then
               pattern2 <= "01" & namebyte(7 downto 0) & '1'</pre>
& line count(2 downto 0);
               vram addr <= "01" & namebyte(7 downto 0) &</pre>
'1' & line count(2 downto 0);
             else
               pattern2 <= "00" & namebyte(7 downto 0) & '1'</pre>
& line count(2 downto 0);
```

```
vram addr <= "00" & namebyte(7 downto 0) &</pre>
'1' & line count(2 downto 0);
             end if;
             next state <= GET P2;</pre>
             end if;
___
         when GET P2 =>
             if ppu clock = '1' and ppu clock'event then
_ _
               vram addr <= pattern2;</pre>
               vram read <= '1';</pre>
___
             pbyte2 <= vram in;</pre>
             next state <= LOAD;</pre>
             end if;
___
         when LOAD =>
            if ppu clock = '1' and ppu_clock'event then
             if pixel count(2 downto 0) = "111" then
               loadsr1 <= '1';</pre>
               sr1 data <= pbyte1;</pre>
               loadsr2 <= '1';</pre>
               sr2 data <= pbyte2;</pre>
               -- name table address update
               -- update by 1 or 32 if tile is done
               -- subtract by 32 or 32*32 if at end of line,
but not row of tiles
               -- update by 1 or 32 if row is done
               if pixel count = 255 then
                  if line count(2 downto 0) = "111" then --
done with a row of tiles
                    if p2000(2) = '1' then
                      nametable <= nametable + 32;</pre>
                    else
                      nametable <= nametable + 1;</pre>
                    end if;
                  else
                    if p2000(2) = '1' then
                      nametable <= nametable - 992; --</pre>
offsets may be wrong
                    else
                      nametable <= nametable - 31;</pre>
                    end if;
                  end if;
               else
                  -- pixel count(2 downto 0) = "111" but not
at end of line
                  if p2000(2) = '1' then
```

```
nametable <= nametable + 32;</pre>
                    vram addr <= nametable + 32;</pre>
                 else
                    nametable <= nametable + 1;</pre>
                    vram addr <= nametable + 1;</pre>
                  end if;
               end if;
                                            -- end if 255 for
nametable
               -- update attribute address
               if pixel count = 255 then
                 if line count(4 downto 0) = "11111" then
                    attrib <= attrib + 1;</pre>
                 else
                    attrib <= attrib - 7;</pre>
                 end if;
               else
                  if pixel count(4 downto 0) = "11111" then
                    attrib <= attrib + 1;</pre>
                 end if;
               end if;
               -- check if at end of screen
               if pixel count = 255 and line count = 240
then
                 nametable <= "01" & p2000(1 downto 0) &</pre>
"000000000";
                 vram addr <= "01" & p2000(1 downto 0) &
"000000000";
                attrib <= "01" & p2000(1 downto 0) &
"1111000000"; -- 960 offset
                 reset pixels <= '1';</pre>
                 next state <= FETCH;</pre>
               else
                 next state <= GO;</pre>
               end if;
               next state <= GO;</pre>
___
             else
               next state <= LOAD;</pre>
             end if;
             end if;
___
        when others => null;
      end case;
    end process;
```

```
-- meminterface.vhd
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic unsigned.all;
use ieee.std logic arith.all;
entity mem interface is
  port (
    data to mem : in std logic vector(15 downto 0);
    write to mem : in std logic;
    read from mem : in std logic;
    chip enable : out std logic;
    mem bus : inout std logic vector(15 downto 0);
    data_from_mem : out std logic vector(15 downto 0);
    upper en : out std logic;
    lower en : out std logic;
    output en : out std logic;
   write en : out std logic
  );
end mem interface;
architecture behavior of mem interface is
begin -- behavior
  -- chip enable is active low
  chip_enable <= '0' when write_to_mem = '1' or
read from mem = '1'
                else '1';
  upper en <= '0';
                                        -- enable upper
byte
  lower en <= '0';</pre>
                                        -- enable lower
byte
  data from mem <= mem bus when read from mem = '1' else
                   write en <= not(write to mem); -- write to mem is</pre>
active high
  output en <= not(read from mem); -- read from mem is</pre>
active high
```

```
mem bus <= data to mem when write to mem = '1' else
             "ZZZZZZZZZZZZZZZ";
end behavior;
-- decoder.vhd
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic unsigned.all;
--use ieee.math real.all;
use ieee.std logic arith.all;
entity decoder is
  port (
               : in std logic vector(5 downto 0);
    din
               : out std logic vector(7 downto 0);
    rout
               : out std logic vector(7 downto 0);
    bout
               : out std logic vector(7 downto 0)
    gout
    );
end decoder;
architecture behavior of decoder is
  signal r : std logic vector(7 downto 0);
  signal g : std logic vector(7 downto 0);
  signal b : std logic vector(7 downto 0);
begin -- imp
--changed
  rout <= "111111111" when din = "100000" or din = "000000"
or din = "001101" else
-- rout <= "11111111" when din = "100000" or din =
"001101" else
          "10111011" when din = "000110" else
          "11100100" when din = "010110" else
          "111111111" when din = "100110" or din = "001101"
else
          "00000000" when din = "001010" else
```

	"00000111"	when din =	"011010"	else	
	"01001011"	when din =	"101010"	else	
	"11111111"	when din =	"001101"	else	
	"01000110"	when din =	"000010"	else	
	"01101111"	when din =	"010010"	else	
	"10110110"	when din =	"100010"	else	
	"0000000	0" when din	= "00000	)" else	
	"00000000"	;			
gout <=	· "11111111"	when din =	"100000"	or din =	"000000"
or din =	"UUIIUI" el	se		<b></b>	
gout	<= "11111111	l" when dın	= "10000	)" or din	=
"001101"	else			_	
	"00011100"	when din =	"000110"	else	
	"01000100"	when din =	"010110"	else	
	"10001100"	when din =	"100110"	else	
	"11111111"	when din =	"001101"	else	
	"10001110"	when din =	"001010"	else	
	"10110111"	when din =	"011010"	else	
_	"11111111"	when din =	"101010"	or din =	"001101"
else				_	
	"00110100"	when din =	"000010"	else	
	"01011101"	when din =	"100010"	else	
	"10100101"	when din =	"100010"	else	
	"0000000	0" when din	= "00000	O" else	
	"00000000"	;			
bout <=	· "11111111"	when din =	"100000"	or din =	"000000"
or ain =	"UUIIUI" el:	Se	<b>U</b> 10000	<b></b>	
bout	<= "1111111.	l" when din	= "10000	J" or din	=
	else	, , , ,		7	
		wnen din =		else	
		when din =		else	
		when din =		else	
		when din =		else	
		when din =		else	
		when din =		else	
		wnen din =	"TOTOTO"	else	
		wnen din =		else	
	"IIUUIUIU"	wnen din =		else	
		wnen din =	"ULUULU"	else	
		when din =		e⊥se	
		I" when din	=	J" else	
		;			

-- process(Clk)

```
-- begin
```

```
if ((din = "100000") or (din = "000000") or (din =
___
"001101")) -- 1, 2,3, 4
          r <= "11111111";
___
___
          g <= "11111111";
          b <= "11111111";
___
        elsif (din = "000110") then -- 5
___
___
          r <= "10111011";
          q <= "00011100";</pre>
___
          b <= "00001110";</pre>
___
        elsif (din = "010110") then -- 6
___
          r <= "11100100";
___
          q <= "01000100";</pre>
___
          b <= "00110111";
___
        elsif (din = "100110") then --7
_ _
___
          r <= "11111111";
          g <= "10001100";
___
          b <= "01111110";
___
        elsif (din = "001101") then -- 8
___
          r <= "11111111";
_ _
          q <= "11111111";</pre>
___
___
          b <= "11111111";
        elsif (din = "001010") then -- 9
___
___
          r <= "0000000";
          g <= "10001110";
___
          b <= "00000110";
___
        elsif (din = "011010") then -- 10
___
          r <= "00000111";
---
          g <= "10110111";</pre>
___
          b <= "00101111";
___
___
        elsif (din = "101010") then -- 11
          r <= "01001011";
___
___
          g <= "111111111";</pre>
          b <= "01110111";
___
___
        elsif (din = "001101") then -- 12
          r <= "11111111";
___
          g <= "111111111";</pre>
___
         b <= "11111111";
___
        elsif (din = "000010") then -- 13
___
          r <= "01000110";
___
          q <= "00110100";
___
          b <= "11001010";
___
___
        elsif (din = "010010") then -- 14
          r <= "01101111";
___
          q <= "01011101";
___
         b <= "11110011";</pre>
_ _
```

```
r <= "10110110";
___
         g <= "10100101";
___
_ _
        b <= "111111111";
    else
___
___
                        -- unknown
        r <= "00000000";
___
         q <= "0000000";
___
        b <= "0000000";
___
-- end if;
-- end process;
-- rout <= r;
-- gout <= g;
-- bout <= b;
end behavior;
-- colorgen.vhd
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic unsigned.all;
entity colorgen is
 port (
    Clk
             : in std logic;
               : in std logic;
    WΕ
                : in std logic;
 -- EN
   addr vram : in std logic vector(3 downto 0);
    addr mux : in std logic vector(3 downto 0);
    di
               : in std logic vector(7 downto 0);
                : out std logic vector(5 downto 0)
    do
    );
end colorgen;
architecture behavior of colorgen is
   type ram type is array(15 downto 0) of
std logic vector(5 downto 0);
-- signal RAM : ram type;
constant RAM : ram type :=
  ("000000", "100000", "000000", "000000",
   "001101", "000110", "010110", "100110",
   "001101", "001010", "011010", "101010",
```

elsif (din = "100010") -- 15

\_\_\_

```
"001101", "000010", "010010", "100010");
```

```
begin
  process(we, addr mux, addr vram, di)
  begin
      if Clk'event and Clk = '1' then
___
___
        if en = '1' then
           if we = '1' then
_ _
              RAM(conv integer(addr vram)) <= di;</pre>
___
              do <= di(5 downto 0);</pre>
___
           else
          do <= RAM(conv integer(addr mux))(5 downto 0);</pre>
          end if;
        end if;
___
      end if;
___
  end process;
end behavior;
--Create Entity:
--Library=NES, Cell=shift reg, View=entity
--Time:Wed May 5 15:18:16 2004
--By:neel
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY shift reg IS
    PORT (
        output : OUT std logic vector(1 DOWNTO 0);
        data1 : IN std logic vector(7 DOWNTO 0);
        data2 : IN std logic vector(7 DOWNTO 0);
        load1 : IN std logic;
        load2 : IN std logic;
        clk : IN std logic
    );
END shift reg;
architecture behavior of shift reg is
signal shift1, shift2 : std logic vector(7 downto 0);
signal count8 : std logic vector(2 downto 0);
begin -- imp
    process(clk, load1, load2)
      begin
        if clk = '1' and clk'event then
          if (load1 = '1' \text{ or } load2 = '1') then
```

```
count8 <= "000";
if load1 = '1' then
    shift1 <= data1;
end if;
if load2 = '1' then
    shift2 <= data2;
end if;
for i in 6 to 0 loop
    shift1(i + 1) <= shift1(i);
    shift2(i + 1) <= shift2(i);
end loop; -- i
end if;
end process;
output <= shift2(7) & shift1(7);</pre>
```

end behavior;

```
-- sram mux.vhd
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic arith.all;
use ieee.std logic unsigned.all;
entity sram mux is
  port (
    ppu active : in std logic;
    v_read : in std logic;
    v write : in std logic;
    cpu read : in std logic;
    cpu write : in std logic;
    v data : in std logic vector(7 downto 0);
    cpu data : in std logic vector(7 downto 0);
    --writing 2007 :in std logic;
    sram addr cpu : in std logic vector(15 downto 0);
    sram addr ppu : in std logic vector(13 downto 0);
    sram data out : out std logic vector(15 downto 0);
    sram read : out std logic;
    sram write : out std logic;
    sram addr : out std logic vector(17 downto 0));
end sram mux;
architecture behavior of sram mux is
```

```
--signal sram addr temp : std logic vector(17 downto 0);
begin -- behavior
            if ppu active = '1' or sram addr cpu =
"001000000000111" then
              sram addr temp = "0000" & sram addr ppu;
___
___
           else
___
              sram addr temp = "1000" & sram_addr_cpu;
            end if;
_ _
         end if;
___
       end process;
___
       sram addr <= sram addr temp;</pre>
___
       sram_data_out <= "00000000" & v_data;</pre>
___
  sram addr <= "0000" & sram addr ppu when ppu active = '1'</pre>
or sram addr cpu = "0010000000000111" else
                "10" & sram addr cpu;
  sram read <= v read when ppu active = '1' or</pre>
sram addr cpu = "0010000000000111" else
                cpu read;
  sram write <= v write when ppu active = '1' or</pre>
sram addr cpu = "001000000000111" else
                 cpu write;
  sram data out <= "00000000" & v data when ppu active =</pre>
'1' or sram addr cpu = "001000000000111" else
                    "00000000" & cpu data;
end behavior;
```

# References

"Free-6502 Interface."

http://www.free-ip.com/6502/interface.htm

"NES Development"

http://nesdev.parodius.com

"NES Palette Generator"

http://nesdev.parodius.com/kevin\_palette.txt

"Nintendo Entertainment System Documentation v. 0.40."

http://db.gamefaqs.com/console/nes/file/nes\_tech.txt

Ueda et al. "TV Game System Having Reduced Memory Needs." United States Patent #4,824,106. April 25, 1989.