CSEE 3827: Fundamentals of Computer Systems

Lecture 13 & 14

March 25 & 30, 2009

Martha Kim martha@cs.columbia.edu

The big picture



The rest of the picture



... and the rest of the semester



Registers (M&K 7.1)

A flip-flop can store 1 bit. A register is a set of n flip flops that stores n bits.





© 2008 Pearson Education, Inc. M. Morris Mano & Charles R. Kime LOGIC AND COMPUTER DESIGN FUNDAMENTALS, 4e

Register w. load control input (v1)



© 2008 Pearson Education, Inc. M. Morris Mano & Charles R. Kime LOGIC AND COMPUTER DESIGN FUNDAMENTALS, 4e

Register w. load control input (v2)



Shift register

A register capable of shifting bits laterally in one or both directions



© 2008 Pearson Education, Inc. M. Morris Mano & Charles R. Kime LOGIC AND COMPUTER DESIGN FUNDAMENTALS, 4e









Memory Arrays (M&K 8.1-8.7)

Memory interface

- Stores data in word units
- A word is several bytes (16-, 32-, or 64-bit words are typical)
- write operations store data to memory
- read operations retrieve data from memory



An n-bit value can be read from or written to each k-bit address

Memory address

Binary	Decimal	Memory contents	
000000000 0		10110101 01011100	
000000001	1	10101011 10001001	
000000010) 2	00001101 01000110	
	•	•	
	•	•	
	•	•	
	•	•	
	•	•	
1111111101	1021	10011101 00010101	
1111111110) 1022	00001101 00011110	
1111111111	1023	11011110 00100100	

© 2008 Pearson Education, Inc. M. Morris Mano & Charles R. Kime LOGIC AND COMPUTER DESIGN FUNDAMENTALS, 4e Memory is a 2D array of bits. Each bit stored in a cell.



Memory array architecture (2)

Address is decoded into set of *wordlines*. Wordlines select row to be read/written. Only one wordline=1 at a time.



Memory array architecture (3)

When writing, contents of word written to bitlines.



Cell is base element of memory that stores a single bit



Implementation of cell varies with type of memory.

Copyright © 2007 Elsevier

Types of memory

Random access memory (RAM)

Volatile (no storage when power off)

Fast reads and writes

Historically called RAM because equal time to read/write all addresses (in contrast to serial-access devices such as a hard disk or tape). Somewhat misleading as ROM also can have uniform access time.



Read-only memory (ROM)

Non-volatile (retains data when powered off)

Fast reads, writing is impossible or slow (again, misleading name)

Historically called ROMs because written by permanently blowing fuses (so rewriting was impossible). Modern ROMs, such as flash memory in iPod are rewritable, just slowly.



Copyright © 2007 Elsevier

	Flip-flop	SRAM	DRAM
Transistors / bit	~20	6	1
Density	Low	Medium	High
Access time	Fast	Medium	Slow
Destructive read?	No	No	Yes (refresh reauired)
Power consumption	High	Medium	Low

Storage hierarchy



CSEE 3827, Spring 2009

Bottom-up examination of SRAM circuits



Copyright © 2007 Elsevier

Bottom-up examination of SRAM circuits (2)



CSEE 3827, Spring 2009

Bottom-up examination of SRAM circuits (3)



Copyright © 2007 Elsevier M. Morris Mano & Charles R. Kime LOGIC AND COMPUTER DESIGN FUNDAMENTALS, 4e

Bottom-up examination of SRAM circuits (4)



© 2008 Pearson Education, Inc. M. Morris Mano & Charles R. Kime LOGIC AND COMPUTER DESIGN FUNDAMENTALS, 4e

CSEE 3827, Spring 2009

Bottom-up examination of SRAM circuits (5)



CSEE 3827, Spring 2009

Bottom-up examination of SRAM circuits (6)



Copyright © 2007 Elsevier M. Morris Mano & Charles R. Kime LOGIC AND COMPUTER DESIGN FUNDAMENTALS, 4e

CSEE 3827, Spring 2009

Coincident cell selection



CSEE 3827, Spring 2009

Coincident cell selection w. larger words



CSEE 3827, Spring 2009



Multi-chip memories



- If you need a larger memory than any available chip
- Wire multiple RAM chips together to work in concert as one large memory

© 2008 Pearson Education, Inc. M. Morris Mano & Charles R. Kime LOGIC AND COMPUTER DESIGN FUNDAMENTALS, 4e

Programmable Logic Devices (M&K 6.8)

Programmable Logic Devices

- Programmable logic devices (PLDs)
 - Structured like memories
 - Used to implement combinational logic



- "X" on array logic means wire connected to logic gate (e.g. above)
- Connections can be either permanent (e.g., fuse, mask) or not (e.g., Flash)

© 2008 Pearson Education, Inc. M. Morris Mano & Charles R. Kime LOGIC AND COMPUTER DESIGN FUNDAMENTALS, 4e

General PLD architecture



Fixed AND, programmable OR = Programmable ROM (PROM) Programmable AND, fixed OR = Programmable Array Logic (PAL) Programmable AND, programmable OR = Programmable Logic Array (PLA)

Programmable ROM (PROM)



Fixed (X) AND, programmable (X) OR

Programmable Array Logic (PAL)



Programmable (X) AND, fixed (X) OR

Programmable Logic Array (PLA)



Programmable (X) AND, programmable (X) OR