

WEEK #1: September 6-8

Introduction.

Course overview, recent trends, modern digital design and systems.

Combinational Logic: Quick Review.

Boolean representations, two-level/multi-level logic, structured blocks. Finite bases.

Sequential Logic: Latches/Flipflops (Quick Overview).

WEEK #2: September 13-15

Sequential Logic: Registers and Shift-Register Counters.

Johnson counters, linear feedback shift-registers (LFSR's) for pseudo-random number generation.

Sequential Logic: Clocked State Machine Design.

General counter design procedure. State machine structures: Moore vs. Mealy.

Controller design procedure: Moore machines.

WEEK #3: September 20-22

Sequential Logic: Clocked State Machine Design.

Controller design procedure: Mealy machines. Timing issues.

Complex modeling case studies, deriving a specification.

Sequential optimization: optimal state encoding, state minimization.

Sequential Logic: Iterative Circuits.

Unrolling FSM's: designing fast combinational pattern detectors, comparators.

Advanced Topics (1): FPGA Internals.

Actel and Xilinx case studies. Gate-level industrial structures.

WEEK #4: September 27-29

Introduction to VHDL. Combinational Modeling.

Basic combinational modeling examples. Formal syntax. Entities and architectures.

Libraries and packages. Structural, dataflow and behavioral modeling.

Selected and conditional signal assignment statements, for-generate statements.

Multi-bit operations; delta delays, simulation semantics.

WEEK #5: October 4-6

Arithmetic Circuits (1): Basic Combinational Adders.

Ripple-carry adder review. Von Neumann's average worst-case carry-chain analysis.

Arithmetic Circuits (2): Advanced Combinational Adders.

High-Speed Adders: carry-select, conditional sum, carry-skip.

Tradeoffs between delay, area and power. Strategies: parallelism vs. speculation.

WEEK #6: October 11-13

Arithmetic Circuits (2): Advanced Combinational Adders (cont.).

Parallel-prefix (tree) adders: Kogge-Stone, Brent-Kung. Hybrid structures, saturating arithmetic.

Arithmetic Circuits (3): Combinational Array Multipliers.

Basic version. Performance optimization using carry-save addition.

Sequential VHDL.

Modeling flip-flops, registers, state machines: templates and practical strategies.

WEEK #7: October 18-20

Fault-Tolerance and Reliability: Error Detection and Correction.

Hamming and CRC codes; two-dimensional (product) codes.

Low-Power Digital Techniques (1).

Recent approaches: sequential precomputation architectures.

Low-Power Digital Techniques (2).

Recent approaches: low-power bus encoding.

WEEK #8: October 25-27

MIDTERM: TUESDAY, OCTOBER 25 (in class).

Introduction to Asynchronous Design: Overview.

Motivation and industrial trends.

Handshaking protocols, data encoding, completion detection.

WEEK #9: November 1-3

Asynchronous Design: Controllers.

Clockless controller synthesis: “burst-mode” specifications.

The Columbia “MINIMALIST” CAD tool, case studies and tutorial.

Architectural Synthesis: Register-Transfer Level (RTL) Design.

Algorithmic State Machine charts (ASM’s).

Specification and design procedure for large complex digital systems. Detailed case study.

WEEK #10: November 8-10 [NO CLASS 11/8: Election Day]

Architectural Synthesis: Register-Transfer Level (RTL) Design.

Detailed case study (concl.). Timing issues. Optimizations: resource sharing, scheduling.

WEEK #11: November 15-17

Architectural Synthesis: Register-Transfer Level (RTL) Design.

System-level performance tuning, area/delay tradeoffs.

Floating Point Arithmetic.

Single- and double-precision representation. FP-integer conversion, FP multiplication.

Special cases: overflow, infinity, rounding issues, advanced modes.

WEEK #12: November 22-24 [NO CLASS 11/24: Thanksgiving]

Asynchronous Design: High-Speed Pipelines.

MOUSETRAP pipelines. Handling non-linear topologies, applications.

WEEK #13: November 29-December 1

Asynchronous Design: Introduction to Hazard-Free Combinational Logic.

Multiple-input changes. Hazard-free two-level logic minimization. Multi-level logic.

Low-Power Digital Techniques (3).

Recent approaches: controller optimization using clock gating.

WEEK #14: December 6-8

Advanced Topics (2): Synchronous Timing Issues and Challenges.

Synchronizers, metastability, synchronization failure, practical solutions.

Advanced Topics (3): Soft Error Mitigation.

Recent techniques for robustness to transient failures (due to cosmic rays).

FINAL EXAM (TENTATIVE). Thursday, December 22, 1:10-4:00 p.m. (Room: TBA)