HIGH-LEVEL SYNTHESIS FROM THE SYNCHRONOUS LANGUAGE ESTEREL

Stephen A. Edwards
Columbia University, New York
sedwards@cs.columbia.edu http://www.cs.columbia.edu/~sedwards

I. Circuit Synthesis from the Program Dependence Graph

```
every R do
  loop
    await A;
    emit B;
    present C then
      emit D
    end;
    pause
  end
||
  loop
    present B then
      emit C
    end;
    pause
  end
end
```



Concurrent Control-Flow Graph



Program Dependence Graph



Generated Control Circuit

II. High-Level State Assignment

```
abort
  pause; emit e;
  pause; emit f
when b;
abort
  pause; emit g;
  pause; emit h;
  pause; emit i
when c;
abort
  pause; emit j;
  pause; emit k
when d
```



State Tree taken directly from the source

Berry's Encoding: Each leaf has its own latch.



Encoding from my software compiler: log n encoding at branching points.



Possible encoding: 1-hot encoding at each branch point.



Possible encoding: redundant encoding at middle subtree to reduce communication



III. Don't-Care Extraction from Control-flow Information

```
present A then
  emit B
else
  emit C
end;
present C then
  present B else
    emit D
  end
else
  present B then
    emit D
  end
end
```



Concurrent Control-Flow Graph



Program Dependence Graph



Karnaugh Map for output D:

entry \ B B	0 0	0 1	1 1	1 0
C C				

Generated Control Circuit



B and C are mutually exclusive: Logic can be simplified

entry \ B B	0 0	0 1	X X	X 0
C C				

Simplified Control Circuit



entry implies B or C: Logic simplified further

entry \ B B	0 0	X 1	X X	1 0
C C				

Optimal Control Circuit