

Fundamentals of Computer Systems



Memory

Stephen A. Edwards


Columbia University

Summer 2020

Atari Space Race, 1973




Atari Space Race PCB



Front

diode



columns




Back (mirrored)

Rows


Read-Only Memories: Combinational Functions




Implementing ROMs




Implementing ROMs




Implementing ROMs




Implementing ROMs



Atari Space Race Schematic




The 1971 DEC M792-YB Bootstrap Diode Matrix




32-word, 16-bit (64-byte) ROM diode matrix

CMOS Mask-Programmed ROMs



Add. Data	
00	011
01	110
10	100
11	010



Mask ROM Die Photo




Color PROM in Pac-Man




00	00	Black	Blinky
01	07	Red	
02	66	Brown	
03	EF	Pink	Clyde
04	00	Black	
05	F8	Cyan	16 possible colors
06	EA	Light Blue	
07	6F	Orange	
08	00	Black	
09	3F	Yellow	Pac-Man Yellow
0A	00	Black	
0B	C9	Blue	Pink Maze
0C	38	Bright Green	
0D	AA	Teal	
0E	AF	Light Orange	Pink Maze
0F	F6	Light Purple	
10	00	Black	
...	...		
1F	00	Black	

A Floating Gate MOSFET




Cross section of a NOR FLASH transistor. Kawai et al., ISSCC 2008 (Renesas)

Floating Gate n-channel MOSFET




Floating gate uncharged; Control gate at 0V: Off

Floating Gate n-channel MOSFET




Floating gate uncharged; Control gate positive: On

Floating Gate n-channel MOSFET



Floating gate negative; Control gate at 0V: Off



Floating Gate n-channel MOSFET




Floating gate negative; Control gate positive: Off

EPROMs and FLASH use Floating-Gate MOSFETs

Floating Gate




Quartz Window



UV light
Tanning
Booth for
EPROMS

Static Random-Access Memory Cell

$$\begin{array}{r} 0 \quad 1 \\ \hline 1 \quad 0 \end{array}$$



switch


Word line = 1

Read/write

Bistable element


ting

Layout of a 6T SRAM Cell




Weste and Harris. *Introduction to CMOS VLSI Design*. Addison-Wesley, 2010.



Intel's 2102 SRAM, 1024 × 1 bit, 1972



2102 Block Diagram




SRAM Timing



6264 SRAM Block Diagram

2^{14}
 $= 8192$

9




8KB

8 bits


5

Galaga CPU detail (Namco/Midway 1981)




Dynamic RAM Cell

Capacitors




1 bit ~ 10 ms


Cap
1T



Our Old Pal, the Space Race ROM




4 to 1 decoder



Sum of products

$$\bar{a}_3 \bar{a}_2 \bar{a}_1 \bar{a}_0 + a_3 a_2 \bar{a}_1 a_0$$

Our Old Pal, the Space Race ROM



Fixed


The decoder or
"AND plane"

In a RAM or ROM,
computes every
minterm

Pattern is not
programmable

Variable

Our Old Pal, the Space Race ROM



The decoder or "OR plane"


One term for every output

Pattern is programmable = the contents of the ROM

Our Old Pal, the Space Race ROM


AND Fixed

OR Programmed




Can we do better?

Simplifying the Space Race ROM




Our New PAL, the Space Race ROM



$$D_0 = 32\bar{1}0$$


Our New PAL, the Space Race ROM



$$D_0 = 32\bar{1}0$$

$$D_1 = 32\bar{1}$$

Our New PAL, the Space Race ROM



$$D_0 = 32\bar{1}0$$


$$D_1 = 32\bar{1}$$

$$D_2 = 32\bar{1}0 + 32\bar{1}0$$

common

Our New PAL, the Space Race ROM

310




$$D_0 = 32\bar{1}0$$

$$D_1 = 32\bar{1}$$

$$D_2 = 3\bar{2}10 + 32\bar{1}0$$

$$D_3 = \bar{3}2\bar{1}0 + 31\bar{0} + 32\bar{1}0 + 3210$$

Our New PAL, the Space Race ROM



$$D_0 = 3A_2A_1$$

$$D_1 = 3A_2$$

$$D_2 = 3A_1$$

$$D_3 = 3A_2A_1 + 3A_1A_0$$


$$D_4 = 3A_2A_1 + 3A_1A_0$$

$$D_5 = 3A_2A_1 + 3A_2A_0 + 3A_1A_0$$

$$D_6 = 3A_2A_1 + 3A_2A_0 + 3A_1A_0$$

$$D_7 = 3A_2A_1 + 3A_2A_0 + 3A_1A_0$$

Our New PAL, the Space Race ROM



$$D_0 = 32\bar{1}0$$

$$D_1 = 32\bar{1}$$


$$D_2 = 3\bar{2}10 + 32\bar{1}0$$

$$D_3 = \bar{3}2\bar{1}0 + 31\bar{0} + 32\bar{1}0 + 3210$$

$$D_4 = \bar{3}2\bar{1}0 + \bar{3}2\bar{1}0 + 3\bar{2}\bar{1}0 + 3210$$

$$D_5 = \bar{3}1\bar{0} + 20 + 21 + 3\bar{2}\bar{1}0 + 32\bar{1}0$$

Our New PAL, the Space Race ROM



$$D_0 = \overline{3}2\overline{1}0$$

$$D_1 = 32\overline{1}$$

$$D_2 = \overline{3}\overline{2}10 + 32\overline{1}0$$


$$D_3 = \overline{3}2\overline{1}0 + 31\overline{0} + \overline{3}2\overline{1}0 + 3210$$

$$D_4 = \overline{3}\overline{2}10 + \overline{3}2\overline{1}0 + \overline{3}2\overline{1}0 + 3210$$

$$D_5 = \overline{3}1\overline{0} + 20 + 21 + \overline{3}2\overline{1}0 + \overline{3}2\overline{1}0$$

$$D_6 = \overline{3}\overline{2}10 + 32\overline{1}0$$

Our New PAL, the Space Race ROM



Some
impl

$$D_0 = \overline{32}\overline{1}0$$

$$D_1 = 3\overline{2}1$$

$$D_2 = \overline{3}\overline{2}10 + 3\overline{2}10$$

$$D_3 = \overline{3}\overline{2}\overline{1}0 + 3\overline{1}0 + \overline{3}\overline{2}10 + 3210$$

$$D_4 = \overline{3}\overline{2}10 + \overline{3}\overline{2}\overline{1}0 + \overline{3}\overline{2}\overline{1}0 + 3210$$


$$D_5 = \overline{3}\overline{1}0 + 20 + 21 + \overline{3}\overline{2}\overline{1}0 + \overline{3}\overline{2}\overline{1}0$$

$$D_6 = \overline{3}\overline{2}\overline{1}0 + 32\overline{1}0$$

$$D_7 = \overline{3}\overline{2}\overline{1}0 + 32\overline{1}0$$

Saved two ANDs

A 22V10 PAL: Programmable AND/Fixed OR



Field-Programmable Gate Arrays (FPGAs)

