

# CardCounter

Final Project Report

Team Members:  
Christos Savvopoulos  
Hugh Gordon  
Nathan Rogan

# Table of Contents

1. **Introduction**
2. **Project Design**
  - i. Design
  - ii. Components
  - iii. Software
3. **Implementation Issues**
  - i. Hardware & Interfacing
  - ii. Lighting
  - iii. Physical
4. **Lessons and Work Done**
  - i. Chris
  - ii. Nate
  - iii. Hugh
5. **Code**
  - i. C code
  - ii. lab5 (top-level entity)
  - iii. histo (histogram counter)
  - iv. communication
  - v. CCD\_Capture (edited)

# 1. Introduction

We have written a playing card recognition system using the CCD camera provided with the DE2 board. Using camera input and specialized histogramming techniques, our project detects the value and suite of a given playing card. Given 10 minutes of training, our system will work with a large variety of different playing cards.

The image data comes from the CCD camera into the DE2 board as a stream of pixels. As each pixel is received, its color is determined using a set of hard coded thresholds. Each time a pixel of a given color arrives, a register corresponding to that color is incremented. Once the entire picture is received, the software can use the collected data to determine how many pixels of each color are in the picture.

Each playing card has a unique number of colored pixels on it. The software program that we wrote on top of the NIOS processor uses this data to determine which card has been placed. While this method is not 100% effective, mainly due to noisy data from the CCD camera, using range and averaging techniques has allowed us to achieve very high rates of accuracy in card recognition.

It is worth noting that throughout the development process we implemented unsuccessfully various solutions to solve different issues that had arisen. Some of these failed solutions and the reasoning behind their implementation as well as their failure are included in Appendix A.

## 2. Project Design & System Architecture

### i. Design

When we set off to design this system we had two goals in mind: recognizing cards by counting pixels and separating the tasks better suited to software or hardware. Some parts of the design are inherently hardware, such as the CCD Capture logic and the VGA output. Other tasks, such as an algorithm that recognizes cards are clearly better done in software. To count the number of pixels of a certain color, there are multiple approaches. In the end, we decided to implement the system such that as the CCD\_Capture unit reads the data, they are counted by multiple histogram components. When a new frame arrives, the counter is stored in a register.

On the software side of things, we want to know the number of pixels for each color. The communication between the two worlds happens through the Avalon bus. In addition to that, to make the system more flexible we decided to give the program the power to define the color of each counter on the fly. This is done specifying a minimum and maximum red, green, and blue component.

Not only did this save a huge amount of compiling time (since software compiles a lot faster than hardware) but it also made the system a lot more expandable, since different algorithms could try to change the thresholds on the fly.

### ii. Components

CCD\_Capture:

Reads from the CCD Camera, and outputs the data component of the currently read pixel.

Clock speed: 25 MHZ

Input: Clock, GPIO\_1

Output: data (10 bits), new frame flag, new pixel flag

RAW2RGB:

The CCD is a 2D Array of *either* red, green, or blue sensors. This component does some basic image processing (averaging pixels) and gives out the red, green and blue components for each pixel.

Input: pixel clock, data (10 bits), X & Y position


Output: red, green, blue (10 bits each)

## Histogram:

This histogram logic takes in the stream of RGB data from the camera logic. Each module (there are 8) is configurable from the software to count up pixels that match a given set of tolerances placed on the red, green and blue values. For instance, to match red, one could set the R tolerance to be between 700 and 1023 and the G and B tolerances to be from 0 to 300. The suitability of these values is highly dependent on the environment.

Input: min and max threshold (32 bits each)

Output: Count (32 bit wide) of how many pixels fit the RGB constraints



## VGA Controller:

The VGA controller takes the data from the camera logic and turns it into a VGA signal so that it can be displayed on a normal computer monitor.

Input: r, g, b: 10bits each

Output: VGA signals

### Config and Buttons:

The buttons were configured as input to control the settings on the camera. We needed a way to adjust the exposure and turn the camera on and off. The buttons on the DE2 board provided a simple solution.

### NIOS 2e:

The standard processor used with the DE2 board. The edition we used had a 50MHZ clock, 524K of onboard SRAM and used the JTAG UART system to communicate with the terminal.

### Communication:

This component, as the name suggests, was responsible for communicating data between the hardware part and the software part of our solution. It uses the Avalon bus to perform 32 bit reads (accum) and writes (min, max) from/to the hardware.

Input: 8 x accum (32 bits each)

Output: 8 x min, max (32 bits each)

## iii. Software

Aside from counting the pixels of various colors, this is where all the image processing got accomplished. The software program has two modes of operation. The first mode is the learning mode. In this mode, the user is asked to place cards down and type in their values (i.e. king of spades or 2 of clubs). The software then records range of values that are read for number of red and black pixels over a large number of frames. These two ranges (one for red and one for black) are unique for each card. Once the ranges are paired with a given card, that card can be recognized. The second mode of operation is the reorganization mode. In this mode, the software accesses its previously learned data and attempts to match a given card to it. In this case, instead of taking the range of values over a large number of frames, it takes the average of these values and looks to see whether or not this average fits inside each given remembered range. If it does, the corresponding card value is printed out, otherwise, it tries again. Pseudo code is provided below.

### pseudocode

```
setThresholds();

//Learning phase
while(1) {
    read card number and suit from user
    if user enters 0 as number, proceed to next phase
    take 2000 readings from camera
    store the minimum and maximum results for each color, under the
card index
}

//Recognizing phase
```

```
while(1) {  
    take 1000 readings and average the results for each color  
    for each card X that we learned in the previous phase  
        if the averages are within the ranges of X  
            keep the card that is the best fit*  
    print that card  
}
```

\*falls most closely in the centre of the range

## 3. Implementation Issues

### i. Hardware & Interfacing

During the proposal period, we decided to break the project into three separate pieces: interfacing with camera, hardware processing and software. We assumed that interfacing with the software would be simple, as we had already done that previously.

This approach worked, until we tried to combine software and hardware. With the timing differences between the camera logic and the processor, the software would not upload on the DE2 board. The camera module runs at 25MHz. In addition to that, an inverted version of that clock is also used that can optionally have an offset. The processor, as well as the rest of the system, runs at 50MHz.

The problem being that we could not upload the software, we tried many different approaches. First, we tried to follow the lab3 tutorial over and over again, making sure we added every NIOS\_System component correctly. The next approach was to strip down the system, component by component so as to find the cause of the trouble. Though, we were able to confine the problem within ~30 lines of code, we were not able to resolve the problem. Having tracked down the problem, we experimented with re-writing the obtained code to VHDL, and thalso with generating the NIOS System in Verilog.


Our next approach was to research how the NIOS system works and try to track down online discussions from people who had the same issues. The consensus seemed to be the reason we mention above, namely the timing differences. A careful review of the info/warnings produced by Quartus confirmed this.

The multiple clocks in a single module solution could have been solved in two ways. Add a method to align clock skew consistently over the module or to remove the component from the NIOS system and connect the two in the top level component. We chose the latter.

### ii. Lighting


With any form of computer vision, obtaining good lighting conditions is paramount. In this project, it was especially important that we had reproducible and optimal lighting conditions. To this end, we researched and tested numerous different lighting choices to find one that would work optimally for us. A central concern was whether to use incandescent light or fluorescent light. Through our research, we learned that the issue at hand was obtaining a proper white balance for our CCD camera. We learned that incandescent light has a waveform that would offset our image in a negative way:





From <http://users.mis.net/~pthrush/lighting/glow.html>

As one can see from the above diagram, incandescent light has a lot of red in it. This red interfered significantly with our ability to detect red in cards. Fluorescent lamps however proved to be much more evenly spread:



From [http://en.wikipedia.org/wiki/Image:Fluorescent\\_lighting\\_spectrum\\_peaks\\_labelled.gif](http://en.wikipedia.org/wiki/Image:Fluorescent_lighting_spectrum_peaks_labelled.gif)

The above spectra is from a typical fluorescent lamp, as can be seen, the peaks are much more in the green and blue regions, which could easily ignore. We also realized that multiple light sources were significantly better than one as many light sources delivered much more uniform light to the face of the card. Having uniform light hitting the card is very important. It means that moving the card does not affect the intensity perceived by the camera.

### iii. Physical

Similar to lighting, we had a lot of physical issues with this project. It turned out that the placement of the camera, and the isolation of the camera-card system was highly important. Again, we did significant testing in this area, trying everything from a wood

box with a green felt bottom to a cardboard box lit with Christmas lights to an opaque cake cover with a hole in the top for the camera.

## 4. Lessons Learned

### i. Chris

#### Contribution:

- Designed the system and the specifics of the hardware architecture.
- Developed camera and communication logic that ultimately allowed for successful use of the Avalon bus.
- Developed C interface.

**Lesson:** This project taught me the importance of being patient with other team members. There were some times when I thought that the voiced ideas were wrong, but upon further consideration proved insightful. Also, when comparing this experience with the PLT project, I can understand how important it is to appoint a team leader. Finally, I wish we had researched the workings of NIOS more systematically. We could have avoided a lot of time-consuming experimentation if we had done so.

### ii. Hugh

#### Contribution:

- Helped with VHDL.
- Built a stabilized box which allowed for optimal data acquisition.

**Lesson:** Doing something this low level in system design was a real eye opener. Besides sharpening my VHDL skills and broadening my understanding of digital systems, I was shown the importance of good communication and planning amongst team members. We could have planned and shared out the project much more effectively. We were sometimes working on the same thing. Good planning and communication could have made us much more effective as a working unit. Finally, I learned that the lower level you are, the more time you need to leave for debugging. Debugging this took orders of magnitude more time than my most complex operating systems endeavors.

### iii. Nate

#### Contribution:

- Tested various algorithms for suitability.
- Extensively researched cause of failure with the Avalon and tried different hardware configurations.
- Developed C program.

**Lesson:** The main thing I learned in this project was that a clear review of a system on paper is worth days in development time. The ability to understand the tools design

implementation from the top level allows for a cleaner solution and a less buggy implementation. While I did take a systematic debugging approach when our system was shown to have a critical flaw I did not have enough sense to stop and reanalyze the system. Working with team members gave a fresh review of the system and eventually led to the solution from Chris. There were some fun times when things went well. There were other times when the tension was so thick it was palpable. A calm demeanor and patience as hard as it was to obtain at those times led to a better working environment.

## 5. Code

*The code for the following components follows in the order shown below. They were printed to .pdf from the editors of these files, and then appended to the final pdf (for highlighting).*

**i. C code**

**ii. lab5 (top-level entity)**

**iii. histo (histogram counter)**

**iv. communication**

**v. CCD\_Capture (edited)**

Edited: new frame flag, used by the accumulators.

```

/*
 * "Hello World" example.
 *
 * This example prints 'Hello from Nios II' to the STDOUT stream. It runs on
 * the Nios II 'standard', 'full_featured', 'fast', and 'low_cost' example
 * designs. It runs with or without the MicroC/OS-II RTOS and requires a STDOUT
 * device in your system's hardware.
 * The memory footprint of this hosted application is ~69 kbytes by default
 * using the standard reference design.
 *
 * For a reduced footprint version of this template, and an explanation of how
 * to reduce the memory footprint for a given application, see the
 * "small_hello_world" template.
 */
#include <io.h>
#include <system.h>
#include <stdio.h>

typedef unsigned int uint;
#define N 2

uint pack(uint red, uint green, uint blue) {
    return ((red&0x3FF)<<20)
        | ((green&0x3FF)<<10)
        | ((blue&0x3FF));
}

void put(int n, int minR, int minG, int minB, int maxR, int maxG, int maxB) {
    IOWR_32DIRECT(COMMUNICATION_0_BASE, 4*n*2, pack(minR, minG, minB));
    IOWR_32DIRECT(COMMUNICATION_0_BASE, 4*(n*2+1), pack(maxR, maxG, maxB));
}

uint get(int n) {
    return IORD_32DIRECT(COMMUNICATION_0_BASE, 4*n);
}

struct range {
    uint min,max;
};

struct range db[15][4][2]; // { spades, clubs, hearts, diamonds } * 14 cards * {redRange,
blackRange}
int vv[15][4];

int cardIndex(char c) {
    switch(c) {
        case 's': case 'S': return 0;
        case 'c': case 'C': return 1;
        case 'h': case 'H': return 2;
        case 'd': case 'D': return 3;
        default: return -1;
    }
}

const char cardLookup[4] = { 'S', 'C', 'H', 'D' };

uint min(uint a, uint b) {
    if(a<b)
        return a;
    else
        return b;
}

```

```

uint max(uint a, uint b) {
    if(a>b)
        return a;
    else
        return b;
}

uint sqClamp(uint a) {
    if(a>=1000)
        return 1000*1000;
    else
        return a*a;
}

void multiGet(struct range col[8], int n) {
    int val,i,j;

    for(i=0;i<8;i++) {
        col[i].min=0xffffffff;
        col[i].max=0;
    }

    //printf("Reading");
    for(i=0; i<1000;i++) {
        usleep(5000);

        for(j=0;j<8;j++) {
            val=get(j);
            col[j].min=min(val,col[j].min);
            col[j].max=max(val,col[j].max);
        }
    }
    //printf(" Done!\n");
}

void waitStable() {
    struct range col[8];
    int i;
    while(1) {
        multiGet(col,300);
        for(i=0;i<8;i++)
            if(col[i].max-col[i].min > 1000)
                break;
        return;
    }
}

int main()
{
    int n,s,i,j;
    uint red,black;
    char c;
    struct range col[8];

    memset(vv,0,sizeof(int)*15*4);

    put(0, 700,0,0, 1023,300,300);
    put(1, 0,0,0, 300,300,300);

    while(1) {

```

```

printf("Please enter card number (1-14) followed by [s]pade, [c]lub, [h]heart,
[d]iamond, and press enter to 'teach' that card: ");
scanf("%i%c",&n,&c);
s=cardIndex(c);

if(n==0)
    break;

printf("Reading... ");
multiGet(col,1000);
printf("Done!\n");
db[n][s][0]=col[0];
db[n][s][1]=col[1];
vv[n][s]=1;

db[n][s][0].min*=0.96; db[n][s][0].max*=1.04;
db[n][s][1].min*=0.96; db[n][s][1].max*=1.04;

printf("red=(%u,%u) black=(%u,%u)\n", db[n][s][0].min,db[n][s][0].max,db[n][s]
[1].min,db[n][s][1].max);
}

while(1) {
waitStable();
printf("Recognizing... ");

const int samples = 1000;
uint i,red=0,black=0;
for(i=0; i<samples; i++) {
    usleep(5000);
    red+=get(0);
    black+=get(1);
}
red/=samples;
black/=samples;
//printf("Red=%u Black=%u\n",red,black);

uint closest=0xffffffff;
uint closeN=0, closeS=0;
for(i=1;i<=14;i++) {
    for(j=0;j<4;j++) {
        if(!vv[i][j])
            continue;
        if(db[i][j][0].min <= red && red <= db[i][j][0].max &&
db[i][j][1].min <= black && black <= db[i][j][1].max) {
            uint redAvg = (db[i][j][0].min+db[i][j][0].max)/2;
            uint blackAvg=(db[i][j][1].min+db[i][j][1].max)/2;

            if( sqClamp(red-redAvg)+sqClamp(black-blackAvg) < closest) {
                closest=sqClamp(red-redAvg)+sqClamp(black-blackAvg);
                closeN=i; closeS=j;
            }
        }
    }
}
if(closeN)
    printf("%u %c\n", closeN, cardLookup[closeS]);
}

return 0;
}

```





```

1  library IEEE;
2  use IEEE.std_logic_1164.all;
3  use IEEE.std_logic_arith.all;
4  use IEEE.std_logic_unsigned.all;
5
6  entity lab5 is
7
8      port (
9          signal CLOCK_50 : in std_logic;           -- 50 MHz clock
10
11         SRAM_DQ : inout std_logic_vector(15 downto 0); -- Data bus 16 Bits
12         SRAM_ADDR : out std_logic_vector(17 downto 0); -- Address bus 18 Bi
13         ts
14         SRAM_UB_N,                                   -- High-byte Data Ma
15         sk
16         SRAM_LB_N,                                   -- Low-byte Data Mas
17         k
18         SRAM_WE_N,                                   -- Write Enable
19         SRAM_CE_N,                                   -- Chip Enable
20         SRAM_OE_N : out std_logic;                  -- Output Enable
21
22         KEY : in std_logic_vector(3 downto 0);      -- Push buttons
23         SW : in std_logic_vector(17 downto 0);      -- DPDT switches
24
25         HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, HEX6, HEX7 -- 7-segment display
26         s
27         : out std_logic_vector(6 downto 0);
28         LEDG : out std_logic_vector(8 downto 0);    -- Green LEDs
29         LEDR : out std_logic_vector(17 downto 0);   -- Red LEDs
30         GPIO_1 : inout std_logic_vector(35 downto 0);
31
32         -- SDRAM
33         DRAM_DQ : inout std_logic_vector(15 downto 0); -- Data Bus
34         DRAM_ADDR : out std_logic_vector(11 downto 0); -- Address Bus
35         DRAM_LDQM,                                   -- Low-byte Data Mas
36         k
37         DRAM_UDQM,                                   -- High-byte Data Ma
38         sk
39         DRAM_WE_N,                                   -- Write Enable
40         DRAM_CAS_N,                                  -- Column Address St
41         robe
42         DRAM_RAS_N,                                  -- Row Address Strob
43         e
44         DRAM_CS_N,                                   -- Chip Select
45         DRAM_BA_0,                                   -- Bank Address 0
46         DRAM_BA_1,                                   -- Bank Address 0
47         DRAM_CLK,                                    -- Clock
48         DRAM_CKE : out std_logic;                   -- Clock Enable
49
50         -- VGA output
51         VGA_CLK,                                     -- Clock
52         VGA_HS,                                     -- H_SYNC
53         VGA_VS,                                     -- V_SYNC
54         VGA_BLANK,                                  -- BLANK
55         VGA_SYNC : out std_logic;                   -- SYNC
56         VGA_R,                                       -- Red[9:0]
57         VGA_G,                                       -- Green[9:0]

```

```
50     VGA_B : out std_logic_vector(9 downto 0)           -- Blue[9:0]
51   );
52 );
53
54 end lab5;
55
56 architecture rtl of lab5 is
57
58     component nios_system is port (
59         -- 1) global signals:
60         signal clk : IN STD_LOGIC;
61         signal reset_n : IN STD_LOGIC;
62
63         -- the_communication_0
64         signal Count0_to_the_communication_0 : IN STD_LOGIC_VE
65         CTOR (31 DOWNTO 0);
66         signal Count1_to_the_communication_0 : IN STD_LOGIC_VE
67         CTOR (31 DOWNTO 0);
68         signal Count2_to_the_communication_0 : IN STD_LOGIC_VE
69         CTOR (31 DOWNTO 0);
70         signal Count3_to_the_communication_0 : IN STD_LOGIC_VE
71         CTOR (31 DOWNTO 0);
72         signal Count4_to_the_communication_0 : IN STD_LOGIC_VE
73         CTOR (31 DOWNTO 0);
74         signal Count5_to_the_communication_0 : IN STD_LOGIC_VE
75         CTOR (31 DOWNTO 0);
76         signal Count6_to_the_communication_0 : IN STD_LOGIC_VE
77         CTOR (31 DOWNTO 0);
78         signal Count7_to_the_communication_0 : IN STD_LOGIC_VE
79         CTOR (31 DOWNTO 0);
80         signal max0_from_the_communication_0 : OUT STD_LOGIC_V
81         ECTOR (31 DOWNTO 0);
82         signal max1_from_the_communication_0 : OUT STD_LOGIC_V
83         ECTOR (31 DOWNTO 0);
84         signal max2_from_the_communication_0 : OUT STD_LOGIC_V
85         ECTOR (31 DOWNTO 0);
86         signal max3_from_the_communication_0 : OUT STD_LOGIC_V
87         ECTOR (31 DOWNTO 0);
88         signal max4_from_the_communication_0 : OUT STD_LOGIC_V
89         ECTOR (31 DOWNTO 0);
90         signal max5_from_the_communication_0 : OUT STD_LOGIC_V
91         ECTOR (31 DOWNTO 0);
92         signal max6_from_the_communication_0 : OUT STD_LOGIC_V
93         ECTOR (31 DOWNTO 0);
94         signal max7_from_the_communication_0 : OUT STD_LOGIC_V
95         ECTOR (31 DOWNTO 0);
96         signal min0_from_the_communication_0 : OUT STD_LOGIC_V
97         ECTOR (31 DOWNTO 0);
98         signal min1_from_the_communication_0 : OUT STD_LOGIC_V
99         ECTOR (31 DOWNTO 0);
100        signal min2_from_the_communication_0 : OUT STD_LOGIC_V
101        ECTOR (31 DOWNTO 0);
102        signal min3_from_the_communication_0 : OUT STD_LOGIC_V
103        ECTOR (31 DOWNTO 0);
104        signal min4_from_the_communication_0 : OUT STD_LOGIC_V
105        ECTOR (31 DOWNTO 0);
106        signal min5_from_the_communication_0 : OUT STD_LOGIC_V
```

```
    ECTOR (31 DOWNTO 0);
86     signal min6_from_the_communication_0 : OUT STD_LOGIC_V
    ECTOR (31 DOWNTO 0);
87     signal min7_from_the_communication_0 : OUT STD_LOGIC_V
    ECTOR (31 DOWNTO 0);
88
89     -- the_sram
90     signal SRAM_ADDR_from_the_sram : OUT STD_LOGIC_VECTOR
(17 DOWNTO 0);
91     signal SRAM_CE_N_from_the_sram : OUT STD_LOGIC;
92     signal SRAM_DQ_to_and_from_the_sram : INOUT STD_LOGIC_
VECTOR (15 DOWNTO 0);
93     signal SRAM_LB_N_from_the_sram : OUT STD_LOGIC;
94     signal SRAM_OE_N_from_the_sram : OUT STD_LOGIC;
95     signal SRAM_UB_N_from_the_sram : OUT STD_LOGIC;
96     signal SRAM_WE_N_from_the_sram : OUT STD_LOGIC
97     );
98     end component;
99
100 component histo is port (
101     clk      : in  std_logic; --50MHz
102     R        : in  std_logic_vector(9 downto 0);
103     G        : in  std_logic_vector(9 downto 0);
104     B        : in  std_logic_vector(9 downto 0);
105     new_pixel : in  std_logic;
106     new_frame : in  std_logic;
107     Min      : in  std_logic_vector(31 downto 0);
108     Max      : in  std_logic_vector(31 downto 0);
109     count    : out std_logic_vector(31 downto 0) );
110 end component;
111
112 component VGA_Controller is port (
113     signal iRed : in std_logic_vector(9 downto 0);
114     signal iGreen : in std_logic_vector(9 downto 0);
115     signal iBlue : in std_logic_vector(9 downto 0);
116     signal oRequest : out std_logic;
117     -- signal VGA Side
118     signal oVGA_R : out std_logic_vector(9 downto 0);
119     signal oVGA_G : out std_logic_vector(9 downto 0);
120     signal oVGA_B : out std_logic_vector(9 downto 0);
121     signal oVGA_H_SYNC : out std_logic;
122     signal oVGA_V_SYNC : out std_logic;
123     signal oVGA_SYNC : out std_logic;
124     signal oVGA_BLANK : out std_logic;
125     signal oVGA_CLOCK : out std_logic;
126     -- Control Signal
127     signal iCLK : in std_logic;
128     signal iRST_N : in std_logic );
129 end component;
130
131 component Reset_Delay is port (
132     signal iCLK : in std_logic;
133     signal iRST : in std_logic;
134     signal oRST_0 : out std_logic;
135     signal oRST_1 : out std_logic;
136     signal oRST_2 : out std_logic );
137 end component;
```

```
138
139 component CCD_Capture is port (
140     signal oDATA      : out std_logic_vector( 9 downto 0);
141     signal oDVAL      : out std_logic;
142     signal oX_Cont    : out std_logic_vector(10 downto 0);
143     signal oY_Cont    : out std_logic_vector(10 downto 0);
144     signal oFrame_Cont : out std_logic_vector(31 downto 0);
145     signal oNewFrame  : out std_logic;
146     signal iDATA      : in  std_logic_vector( 9 downto 0);
147     signal iFVAL      : in  std_logic;
148     signal iLVAL      : in  std_logic;
149     signal iSTART     : in  std_logic;
150     signal iEND       : in  std_logic;
151     signal iCLK       : in  std_logic;
152     signal iRST       : in  std_logic );
153 end component;
154
155 component RAW2RGB is port (
156     signal oRed       : out std_logic_vector( 9 downto 0);
157     signal oGreen     : out std_logic_vector( 9 downto 0);
158     signal oBlue      : out std_logic_vector( 9 downto 0);
159     signal oDVAL      : out std_logic;
160     signal iX_Cont    : in  std_logic_vector(10 downto 0);
161     signal iY_Cont    : in  std_logic_vector(10 downto 0);
162     signal iDATA      : in  std_logic_vector( 9 downto 0);
163     signal iDVAL      : in  std_logic;
164     signal iCLK       : in  std_logic;
165     signal iRST       : in  std_logic );
166 end component;
167
168 component Sdram_Control_4Port is port (
169     -- HOST Side
170     signal REF_CLK    : in  std_logic;
171     signal RESET_N    : in  std_logic;
172     -- FIFO Write Side 1
173     signal WR1_DATA   : in  std_logic_vector(15 downto 0);
174     signal WR1        : in  std_logic;
175     signal WR1_ADDR   : in  std_logic_vector(23 downto 0);
176     signal WR1_MAX_ADDR : in  std_logic_vector(23 downto 0);
177     signal WR1_LENGTH : in  std_logic_vector( 8 downto 0);
178     signal WR1_LOAD   : in  std_logic;
179     signal WR1_CLK    : in  std_logic;
180     signal WR1_FULL   : out std_logic;
181     signal WR1_USE    : out std_logic_vector( 8 downto 0);
182     -- FIFO Write Side 2
183     signal WR2_DATA   : in  std_logic_vector(15 downto 0);
184     signal WR2        : in  std_logic;
185     signal WR2_ADDR   : in  std_logic_vector(23 downto 0);
186     signal WR2_MAX_ADDR : in  std_logic_vector(23 downto 0);
187     signal WR2_LENGTH : in  std_logic_vector( 8 downto 0);
188     signal WR2_LOAD   : in  std_logic;
189     signal WR2_CLK    : in  std_logic;
190     signal WR2_FULL   : out std_logic;
191     signal WR2_USE    : out std_logic_vector( 8 downto 0);
192     -- FIFO Read Side 1
193     signal RD1_DATA   : out std_logic_vector(15 downto 0);
194     signal RD1        : in  std_logic;
```

```

195     signal RD1_ADDR          : in  std_logic_vector(23 downto 0);
196     signal RD1_MAX_ADDR      : in  std_logic_vector(23 downto 0);
197     signal RD1_LENGTH        : in  std_logic_vector( 8 downto 0);
198     signal RD1_LOAD          : in  std_logic;
199     signal RD1_CLK           : in  std_logic;
200     signal RD1_EMPTY         : out std_logic;
201     signal RD1_USE           : out std_logic_vector( 8 downto 0);
202     -- FIFO Read Side 2
203     signal RD2_DATA          : out std_logic_vector(15 downto 0);
204     signal RD2               : in  std_logic;
205     signal RD2_ADDR          : in  std_logic_vector(23 downto 0);
206     signal RD2_MAX_ADDR      : in  std_logic_vector(23 downto 0);
207     signal RD2_LENGTH        : in  std_logic_vector( 8 downto 0);
208     signal RD2_LOAD          : in  std_logic;
209     signal RD2_CLK           : in  std_logic;
210     signal RD2_EMPTY         : out std_logic;
211     signal RD2_USE           : out std_logic_vector( 8 downto 0);
212     -- SDRAM Side
213     signal SA                 : out std_logic_vector(11 downto 0);
214     signal BA                 : out std_logic_vector( 1 downto 0);
215     signal CS_N               : out std_logic;
216     signal CKE                : out std_logic;
217     signal RAS_N              : out std_logic;
218     signal CAS_N              : out std_logic;
219     signal WE_N               : out std_logic;
220     signal DQ                 : inout std_logic_vector(15 downto 0);
221     signal DQM                : out std_logic_vector( 1 downto 0);
222     signal SDR_CLK            : out std_logic      );
223 end component;
224
225
226 component SEG7_LUT_8 is port (
227     signal oSEG0,oSEG1,oSEG2,oSEG3,oSEG4,oSEG5,oSEG6,oSEG7
228         : out std_logic_vector( 6 downto 0);
229     signal iDIG : in  std_logic_vector(31 downto 0)      );
230 end component;
231
232 component I2C_CCD_Config is port (
233     signal iCLK : IN std_logic;
234     signal iRST_N : IN std_logic;
235     signal iExposure : IN std_logic_vector(15 downto 0);
236     signal I2C_SCLK : OUT std_logic;
237     signal I2C_SDAT : INOUT std_logic );
238 end component;
239
240 component Mirror_Col is port ( -- Input Side
241     iCCD_R      : in  std_logic_vector(9 downto 0);
242     iCCD_G      : in  std_logic_vector(9 downto 0);
243     iCCD_B      : in  std_logic_vector(9 downto 0);
244     iCCD_DVAL   : in  std_logic;
245     iCCD_PIXCLK : in  std_logic;
246     iRST_N      : in  std_logic;
247     -- Output Side
248     oCCD_R      : out std_logic_vector(9 downto 0);
249     oCCD_G      : out std_logic_vector(9 downto 0);
250     oCCD_B      : out std_logic_vector(9 downto 0);
251     oCCD_DVAL   : out std_logic      );

```

```
252 end component;
253
254
255 -- CCD
256 signal CCD_DATA : std_logic_vector( 9 downto 0);
257 signal CCD_SDAT : std_logic;
258 signal CCD_SCLK : std_logic;
259 signal CCD_FLASH : std_logic;
260 signal CCD_FVAL : std_logic;
261 signal CCD_LVAL : std_logic;
262 signal CCD_PIXCLK : std_logic;
263 signal CCD_MCLK : std_logic; -- CCD Master Clock
264 signal Read_DATA1 : std_logic_vector(15 downto 0);
265 signal Read_DATA2 : std_logic_vector(15 downto 0);
266 signal VGA_CTRL_CLK : std_logic;
267 signal AUD_CTRL_CLK : std_logic;
268 signal mCCD_DATA : std_logic_vector( 9 downto 0);
269 signal mCCD_DVAL : std_logic;
270 signal mCCD_DVAL_d : std_logic;
271 signal X_Cont : std_logic_vector(10 downto 0);
272 signal Y_Cont : std_logic_vector(10 downto 0);
273 signal X_ADDR : std_logic_vector(9 downto 0);
274 signal Frame_Cont : std_logic_vector(31 downto 0);
275 signal mCCD_R : std_logic_vector(9 downto 0);
276 signal mCCD_G : std_logic_vector(9 downto 0);
277 signal mCCD_B : std_logic_vector(9 downto 0);
278 signal DLY_RST_0 : std_logic;
279 signal DLY_RST_1 : std_logic;
280 signal DLY_RST_2 : std_logic;
281 signal Read : std_logic;
282 signal rCCD_DATA : std_logic_vector(9 downto 0);
283 signal rCCD_LVAL : std_logic;
284 signal rCCD_FVAL : std_logic;
285 signal sCCD_R : std_logic_vector(9 downto 0);
286 signal sCCD_G : std_logic_vector(9 downto 0);
287 signal sCCD_B : std_logic_vector(9 downto 0);
288 signal sCCD_DVAL : std_logic;
289 signal mNewFrame : std_logic;
290 signal clk : std_logic;
291
292     signal counter : std_logic_vector(15 downto 0);
293     signal reset_n : std_logic;
294     signal Count0,Count1,Count2,Count3,Count4,Count5,Count6,Count7 : st
d_logic_vector(31 downto 0);
295     signal min0,min1,min2,min3,min4,min5,min6,min7 : std_logic_vector(3
1 downto 0);
296     signal max0,max1,max2,max3,max4,max5,max6,max7 : std_logic_vector(3
1 downto 0);
297
298 begin
299
300 clk <= CLOCK_50;
301 -- LEDR(17) <= '1';
302 -- LEDR(16) <= '1';
303
304     process (CLOCK_50)
305     begin
```

```
306     if CLOCK_50'event and CLOCK_50 = '1' then
307         if counter = x"ffff" then
308             reset_n <= '1';
309         else
310             reset_n <= '0';
311             counter <= counter + 1;
312         end if;
313     end if;
314 end process;
315
316 nios : nios_system port map (
317     clk                => CLOCK_50,
318     reset_n            => reset_n,
319     Count0_to_the_communication_0 => Count0,
320     Count1_to_the_communication_0 => Count1,
321     Count2_to_the_communication_0 => Count2,
322     Count3_to_the_communication_0 => Count3,
323     Count4_to_the_communication_0 => Count4,
324     Count5_to_the_communication_0 => Count5,
325     Count6_to_the_communication_0 => Count6,
326     Count7_to_the_communication_0 => Count7,
327     min0_from_the_communication_0 => min0,
328     max0_from_the_communication_0 => max0,
329     min1_from_the_communication_0 => min1,
330     max1_from_the_communication_0 => max1,
331     min2_from_the_communication_0 => min2,
332     max2_from_the_communication_0 => max2,
333     min3_from_the_communication_0 => min3,
334     max3_from_the_communication_0 => max3,
335     min4_from_the_communication_0 => min4,
336     max4_from_the_communication_0 => max4,
337     min5_from_the_communication_0 => min5,
338     max5_from_the_communication_0 => max5,
339     min6_from_the_communication_0 => min6,
340     max6_from_the_communication_0 => max6,
341     min7_from_the_communication_0 => min7,
342     max7_from_the_communication_0 => max7,
343
344     -- leds_from_the_leds            => LEDR(15 downto 0),
345     SRAM_ADDR_from_the_sram          => SRAM_ADDR,
346     SRAM_CE_N_from_the_sram          => SRAM_CE_N,
347     SRAM_DQ_to_and_from_the_sram     => SRAM_DQ,
348     SRAM_LB_N_from_the_sram          => SRAM_LB_N,
349     SRAM_OE_N_from_the_sram          => SRAM_OE_N,
350     SRAM_UB_N_from_the_sram          => SRAM_UB_N,
351     SRAM_WE_N_from_the_sram          => SRAM_WE_N
352 );
353
354
355 --histo
356 h0: histo port map(clk,mCCD_R,mCCD_G,mCCD_B,mCCD_DVAL_d,mNewFrame,m
in0,max0,Count0);
357 h1: histo port map(clk,mCCD_R,mCCD_G,mCCD_B,mCCD_DVAL_d,mNewFrame,m
in1,max1,Count1);
358 h2: histo port map(clk,mCCD_R,mCCD_G,mCCD_B,mCCD_DVAL_d,mNewFrame,m
in2,max2,Count2);
359 h3: histo port map(clk,mCCD_R,mCCD_G,mCCD_B,mCCD_DVAL_d,mNewFrame,m
```



```

    in3,max3,Count3);
360     h4: histo port map(clk,mCCD_R,mCCD_G,mCCD_B,mCCD_DVAL_d,mNewFrame,m
in4,max4,Count4);
361     h5: histo port map(clk,mCCD_R,mCCD_G,mCCD_B,mCCD_DVAL_d,mNewFrame,m
in5,max5,Count5);
362     h6: histo port map(clk,mCCD_R,mCCD_G,mCCD_B,mCCD_DVAL_d,mNewFrame,m
in6,max6,Count6);
363     h7: histo port map(clk,mCCD_R,mCCD_G,mCCD_B,mCCD_DVAL_d,mNewFrame,m
in7,max7,Count7);
364
365     CCD_DATA(0) <= GPIO_1(0);
366     CCD_DATA(1) <= GPIO_1(1);
367     CCD_DATA(2) <= GPIO_1(5);
368     CCD_DATA(3) <= GPIO_1(3);
369     CCD_DATA(4) <= GPIO_1(2);
370     CCD_DATA(5) <= GPIO_1(4);
371     CCD_DATA(6) <= GPIO_1(6);
372     CCD_DATA(7) <= GPIO_1(7);
373     CCD_DATA(8) <= GPIO_1(8);
374     CCD_DATA(9) <= GPIO_1(9);
375     GPIO_1(11) <= CCD_MCLK;
376 -- GPIO_1(15) <= CCD_SDAT;
377 -- GPIO_1(14) <= CCD_SCLK;
378     CCD_FVAL <= GPIO_1(13);
379     CCD_LVAL <= GPIO_1(12);
380     CCD_PIXCLK <= GPIO_1(10);
381     LEDR <= SW;
382     LEDG <= Y_Cont(8 downto 0);
383     VGA_CTRL_CLK<= CCD_MCLK;
384
385
386     --halve module
387     process (CLOCK_50)
388     begin
389         if CLOCK_50'event and CLOCK_50 = '1' then
390             CCD_MCLK <= not CCD_MCLK;
391         end if;
392     end process;
393
394     process (CCD_PIXCLK)
395     begin
396         if CCD_PIXCLK'event and CCD_PIXCLK='1' then
397             rCCD_DATA <= CCD_DATA;
398             rCCD_LVAL <= CCD_LVAL;
399             rCCD_FVAL <= CCD_FVAL;
400         end if;
401     end process;
402
403     u1 : VGA_Controller port map(
404         iRed => Read_DATA2(9 downto 0),
405         iGreen => Read_DATA1(14 downto 10)&Read_DAT
A2(14 downto 10),
406         iBlue => Read_DATA1(9 downto 0),
407         oRequest => Read,
408         -- VGA Side
409         oVGA_R => VGA_R,
410         oVGA_G => VGA_G,

```

```

411         oVGA_B => VGA_B,
412         oVGA_H_SYNC => VGA_HS,
413         oVGA_V_SYNC => VGA_VS,
414         oVGA_SYNC => VGA_SYNC,
415         oVGA_BLANK => VGA_BLANK,
416         oVGA_CLOCK => VGA_CLK,
417         -- Control Signal
418         iCLK => VGA_CTRL_CLK,
419         iRST_N => DLY_RST_2 );
420
421     u2: Reset_Delay      port map(
422         iCLK => CLOCK_50,
423         iRST => KEY(0),
424         oRST_0 => DLY_RST_0,
425         oRST_1 => DLY_RST_1,
426         oRST_2 => DLY_RST_2 );
427
428     u3: CCD_Capture     port map(
429         oDATA => mCCD_DATA,
430         oDVAL => mCCD_DVAL,
431         oX_Cont => X_Cont,
432         oY_Cont => Y_Cont,
433         oFrame_Cont => Frame_Cont,
434         oNewFrame => mNewFrame,
435         iDATA => rCCD_DATA,
436         iFVAL => rCCD_FVAL,
437         iLVAL => rCCD_LVAL,
438         iSTART => '1',
439         iEND => not(KEY(2)),
440         iCLK => CCD_PIXCLK,
441         iRST => DLY_RST_1 );
442
443     u4: RAW2RGB         port map(
444         oRed => mCCD_R,
445         oGreen => mCCD_G,
446         oBlue => mCCD_B,
447         oDVAL => mCCD_DVAL_d,
448         iX_Cont => X_Cont,
449         iY_Cont => Y_Cont,
450         iDATA => mCCD_DATA,
451         iDVAL => mCCD_DVAL,
452         iCLK => CCD_PIXCLK,
453         iRST => DLY_RST_1 );
454
455     u5: SEG7_LUT_8     port map(
456         oSEG0 => HEX0, oSEG1 => HEX1,
457         oSEG2 => HEX2, oSEG3 => HEX3,
458         oSEG4 => HEX4, oSEG5 => HEX5,
459         oSEG6 => HEX6, oSEG7 => HEX7,
460         iDIG => Frame_Cont );
461
462     u6: Sdram_Control_4Port port map(
463         -- HOST Side
464         REF_CLK => CLOCK_50,
465         RESET_N => '1',
466         -- FIFO Write Side 1
467         WR1_DATA => '0'&sCCD_G(9 downto 5)&sCCD

```

```

    _B(9 downto 0),
468
469
470
471
472
473
474
475
    downto 0),
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
    u7: I2C_CCD_Config
    u8: Mirror_Col

```

```

WR1 => sCCD_DVAL,
WR1_ADDR => "000000000000000000000000",
WR1_MAX_ADDR => "000001010000000000000000",
WR1_LENGTH => "10000000",
WR1_LOAD => not(DLY_RST_0),
WR1_CLK => CCD_PIXCLK,
-- FIFO Write Side 2
WR2_DATA => '0'&sCCD_G(4 downto 0)&sCCD_R(9
downto 0),

WR2 => sCCD_DVAL,
WR2_ADDR => "000100000000000000000000",
WR2_MAX_ADDR => "000101010000000000000000",
WR2_LENGTH => "10000000",
WR2_LOAD => not(DLY_RST_0),
WR2_CLK => CCD_PIXCLK,
-- FIFO Read Side 1
RD1_DATA => Read_DATA1,
RD1 => Read,
RD1_ADDR => "000000000010100000000000",
RD1_MAX_ADDR => "000000000000000111110000",
RD1_LENGTH => "10000000",
RD1_LOAD => not(DLY_RST_0),
RD1_CLK => VGA_CTRL_CLK,
-- FIFO Read Side 2
RD2_DATA => Read_DATA2,
RD2 => Read,
RD2_ADDR => "000100000010100000000000",
RD2_MAX_ADDR => "000101001101100000000000",
RD2_LENGTH => "10000000",
RD2_LOAD => not(DLY_RST_0),
RD2_CLK => VGA_CTRL_CLK,
-- SDRAM Side
SA => DRAM_ADDR,
BA(1)=>DRAM_BA_1,
BA(0)=>DRAM_BA_0,
CS_N => DRAM_CS_N,
CKE => DRAM_CKE,
RAS_N => DRAM_RAS_N,
CAS_N => DRAM_CAS_N,
WE_N => DRAM_WE_N,
DQ => DRAM_DQ,
DQM(1) => DRAM_UDQM,
DQM(0) => DRAM_LDQM,
SDR_CLK => DRAM_CLK );

port map (
iCLK => CLOCK_50,
iRST_N => KEY(1),
iExposure => SW(15 downto 0),
I2C_SCLK => GPIO_1(14),
I2C_SDAT => GPIO_1(15) );

port map( -- Input Side
iCCD_R => mCCD_R,
iCCD_G => mCCD_G,
iCCD_B => mCCD_B,

```

Date: May 09, 2007

lab5.vhd

Project: lab5

```
523     iCCD_DVAL => mCCD_DVAL_d,  
524     iCCD_PIXCLK => CCD_PIXCLK,  
525     iRST_N => DLY_RST_1,  
526     -- Output Side  
527     oCCD_R => sCCD_R,  
528     oCCD_G => sCCD_G,  
529     oCCD_B => sCCD_B,  
530     oCCD_DVAL => sCCD_DVAL);  
531 end rtl;  
532
```

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.std_logic_arith.all;
4 use ieee.std_logic_unsigned.all;
5
6
7
8 entity histo is port (
9     clk          : in  std_logic;  --50MHz
10    R             : in  std_logic_vector(9 downto 0);
11    G             : in  std_logic_vector(9 downto 0);
12    B             : in  std_logic_vector(9 downto 0);
13    new_pixel    : in  std_logic;
14    new_frame    : in  std_logic;
15    Min          : in  std_logic_vector(31 downto 0);
16    Max          : in  std_logic_vector(31 downto 0);
17    count        : out std_logic_vector(31 downto 0) );
18 end histo;
19
20 architecture rtl of histo is
21
22 signal zero : std_logic;
23 signal counter,counter2 : std_logic_vector(31 downto 0);
24 signal RedMin,RedMax,GreenMin,GreenMax,BlueMin,BlueMax : std_logic_vect
    or(9 downto 0);
25 begin
26
27     count <= counter2;
28     RedMin <= Min(29 downto 20);
29     GreenMin<= Min(19 downto 10);
30     BlueMin <= Min( 9 downto  0);
31     RedMax  <= Max(29 downto 20);
32     GreenMax<= Max(19 downto 10);
33     BlueMax <= Max( 9 downto  0);
34
35
36     process (clk)
37     begin
38         if clk'event and clk='1' then
39             if new_frame='0' and zero='1' then
40                 zero <='0';
41                 counter <= "00000000000000000000000000000000";
42             end if;
43
44             if new_frame='1' then
45                 counter2 <= counter;
46                 zero <='1';
47             end if;
48
49             if new_pixel='1' then
50                 if R >= RedMin and R<=RedMax and
51                    G >= GreenMin and G<=GreenMax and
52                    B >= BlueMin and B<=BlueMax then
53                     counter <= counter+1;
54                 end if;
55             end if;
56         end if;

```

Date: May 09, 2007

histo.vhd

Project: lab5

```
57     end process ;  
58  
59 end rtl ;
```

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.std_logic_arith.all;
4 use ieee.std_logic_unsigned.all;
5
6 entity communication is
7
8     port (
9         avs_sl_clk           : in  std_logic;
10        avs_sl_reset_n      : in  std_logic;
11        avs_sl_read         : in  std_logic;
12        avs_sl_write        : in  std_logic;
13        avs_sl_chipselect   : in  std_logic;
14        avs_sl_address      : in  std_logic_vector(7 downto 0);
15        avs_sl_readdata     : out std_logic_vector(31 downto 0);
16        avs_sl_writedata    : in  std_logic_vector(31 downto 0);
17
18        Count0,Count1,Count2,Count3,Count4,Count5,Count6,Count7
19        : in  std_logic_vector(31 downto 0);
20        min0,max0,min1,max1,min2,max2,min3,max3,min4,max4,min5,max5,min6,max6,
21        min7,max7
22        : out std_logic_vector(31 downto 0)
23    );
24 end communication;
25
26 architecture rtl of communication is
27
28     signal reset : std_logic;
29     signal rmin0,rmax0,rmin1,rmax1,rmin2,rmax2,rmin3,rmax3,rmin4,rmax4,rmi
30     n5,rmax5,rmin6,rmax6,rmin7,rmax7
31     : std_logic_vector(31 downto 0);
32     signal rCount0,rCount1,rCount2,rCount3,rCount4,rCount5,rCount6,rCount7
33     : std_logic_vector(31 downto 0);
34 begin
35     reset<='0';
36     min0 <= rmin0; min1 <= rmin1; min2 <= rmin2; min3 <= rmin3; min4 <=
37     rmin4; min5 <= rmin5; min6 <= rmin6; min7 <= rmin7;
38     max0 <= rmax0; max1 <= rmax1; max2 <= rmax2; max3 <= rmax3; max4 <=
39     rmax4; max5 <= rmax5; max6 <= rmax6; max7 <= rmax7;
40     rCount0 <= Count0; rCount1 <= Count1; rCount2 <= Count2; rCount3 <=
41     Count3; rCount4 <= Count4; rCount5 <= Count5; rCount6 <= Count6; rCoun
42     t7 <= Count7;
43
44     process (avs_sl_clk)
45     begin
46         if avs_sl_clk'event and avs_sl_clk = '1' then
47             if reset = '1' then
48                 avs_sl_readdata <= (others => '0');
49             else
50                 if avs_sl_chipselect = '1' then
51                     if avs_sl_read = '1' then
52                         if avs_sl_address="00000000" then avs_sl_readdata
53 <=rCount0;
54                         elsif avs_sl_address="00000001" then avs_sl_readdata
55 <=rCount1;
```

```
50     <=rCount2;     elsif avs_s1_address="00000010" then avs_s1_readdata
51     <=rCount3;     elsif avs_s1_address="00000011" then avs_s1_readdata
52     <=rCount4;     elsif avs_s1_address="00000100" then avs_s1_readdata
53     <=rCount5;     elsif avs_s1_address="00000101" then avs_s1_readdata
54     <=rCount6;     elsif avs_s1_address="00000110" then avs_s1_readdata
55     <=rCount7;     elsif avs_s1_address="00000111" then avs_s1_readdata
56     else           avs_s1_readdata <= "
1010101010101010101010101010101010";
57     end if;
58     elsif avs_s1_write = '1' then
59     if avs_s1_address="00000000" then rmin0 <=avs_s1_
writedata;
60     elsif avs_s1_address="00000001" then rmax0 <=avs_s1_
writedata;
61     elsif avs_s1_address="00000010" then rmin1 <=avs_s1_
writedata;
62     elsif avs_s1_address="00000011" then rmax1 <=avs_s1_
writedata;
63     elsif avs_s1_address="00000100" then rmin2 <=avs_s1_
writedata;
64     elsif avs_s1_address="00000101" then rmax2 <=avs_s1_
writedata;
65     elsif avs_s1_address="00000110" then rmin3 <=avs_s1_
writedata;
66     elsif avs_s1_address="00000111" then rmax3 <=avs_s1_
writedata;
67     elsif avs_s1_address="00001000" then rmin4 <=avs_s1_
writedata;
68     elsif avs_s1_address="00001001" then rmax4 <=avs_s1_
writedata;
69     elsif avs_s1_address="00001010" then rmin5 <=avs_s1_
writedata;
70     elsif avs_s1_address="00001011" then rmax5 <=avs_s1_
writedata;
71     elsif avs_s1_address="00001100" then rmin6 <=avs_s1_
writedata;
72     elsif avs_s1_address="00001101" then rmax6 <=avs_s1_
writedata;
73     elsif avs_s1_address="00001110" then rmin7 <=avs_s1_
writedata;
74     elsif avs_s1_address="00001111" then rmax7 <=avs_s1_
writedata;
75     end if;
76     end if;
77     end if;
78     end if;
79     end if;
80     end process;
81
82 end rtl;
83
```



```
1 module CCD_Capture( oDATA,
2                     oDVAL,
3                     oX_Cont,
4                     oY_Cont,
5                     oFrame_Cont,
6                     oNewFrame,
7                     iDATA,
8                     iFVAL,
9                     iLVAL,
10                    iSTART,
11                    iEND,
12                    iCLK,
13                    iRST    );
14
15 input  [9:0]    iDATA;
16 input          iFVAL;
17 input          iLVAL;
18 input          iSTART;
19 input          iEND;
20 input          iCLK;
21 input          iRST;
22 output [9:0]    oDATA;
23 output [10:0]   oX_Cont;
24 output [10:0]   oY_Cont;
25 output [31:0]   oFrame_Cont;
26 output          oNewFrame;
27 output          oDVAL;
28 reg          Pre_FVAL;
29 reg          mCCD_FVAL;
30 reg          mCCD_LVAL;
31 reg          [9:0] mCCD_DATA;
32 reg          [10:0] X_Cont;
33 reg          [10:0] Y_Cont;
34 reg          [31:0] Frame_Cont;
35 reg          mSTART;
36 reg          rNewFrame;
37
38 assign oX_Cont    = X_Cont;
39 assign oY_Cont    = Y_Cont;
40 assign oFrame_Cont = Frame_Cont;
41 assign oDATA      = mCCD_DATA;
42 assign oDVAL      = mCCD_FVAL&mCCD_LVAL;
43 assign oNewFrame  = rNewFrame;
44
45 always@(posedge iCLK or negedge iRST)
46 begin
47     if(!iRST)
48         mSTART <= 0;
49     else
50     begin
51         if(iSTART)
52             mSTART <= 1;
53         if(iEND)
54             mSTART <= 0;
55     end
56 end
57
```

```
58 always@(posedge iCLK or negedge iRST)
59 begin
60     if(!iRST)
61     begin
62         Pre_FVAL    <=  0;
63         mCCD_FVAL   <=  0;
64         mCCD_LVAL   <=  0;
65         mCCD_DATA   <=  0;
66         X_Cont      <=  0;
67         Y_Cont      <=  0;
68     end
69     else
70     begin
71         Pre_FVAL    <=  iFVAL;
72         if( ({Pre_FVAL,iFVAL}==2'b01) && mSTART )
73         mCCD_FVAL   <=  1;
74         else if( {Pre_FVAL,iFVAL}==2'b10)
75         mCCD_FVAL   <=  0;
76         mCCD_LVAL   <=  iLVAL;
77         mCCD_DATA   <=  iDATA;
78         if(mCCD_FVAL)
79         begin
80             if(mCCD_LVAL)
81             begin
82                 if(X_Cont<1279)
83                 X_Cont <=  X_Cont+1;
84                 else
85                 begin
86                     X_Cont <=  0;
87                     Y_Cont <=  Y_Cont+1;
88                 end
89             end
90         end
91         else
92         begin
93             X_Cont <=  0;
94             Y_Cont <=  0;
95         end
96     end
97 end
98
99 always@(posedge iCLK or negedge iRST)
100 begin
101     if(!iRST)
102     Frame_Cont <=  0;
103     else
104     begin
105         if( ({Pre_FVAL,iFVAL}==2'b01) && mSTART )
106         begin
107             Frame_Cont <=  Frame_Cont+1;
108             rNewFrame <=  1'b1;
109         end
110         else
111         begin
112             rNewFrame <=  0;
113         end
114     end
```

Date: May 09, 2007

CCD\_Capture.v

Project: lab5

```
115 end  
116 endmodule  
117
```