


Memory-Mapped I/O

- To a processor, everything is memory.
- Peripherals appear as magical memory locations.
- Status registers: when read, report state of peripheral
- Control registers: when written, change state of peripheral

Typical Peripheral: PC Parallel Port



Interrupts and Polling

Polling: "Are we there yet?"

Interrupts: Ringing Telephone

Two ways to get data from a peripheral:

Parallel Port Registers D7 D6 D5 D4 D3 D2 D1 D0 0x378 Sel 0x379 Busy Ack Paper Err Sel Init Strobe Auto 0x37A Centronics Handshake 1. Write Data nStrobe 2. Assert Strobe Busy 3. Wait for Busy to clear nAck Data 4. Wait for Acknowledge

A Parallel Port Driver

#defineDATA0x378#defineSTATUS0x379#defineCONTROL0x37A

 #define
 NBSY
 0x80

 #define
 NACK
 0x40

 #define
 OUT
 0x20


 #define
 SEL
 0x10

 #define
 NERR
 0x08

 #define
 STROBE
 0x01

#define INVERT (NBSY | NACK | SEL | NERR)
#define MASK (NBSY | NACK | OUT | SEL | NERR)
#define NOT_READY(x) ((inb(x)^INVERT)&MASK)

void write_single_character(char c) {
 while (NOT_READY(STATUS)) ;
 outb(DATA, c);
 outb(CONTROL, control | STROBE); /* Assert STROBE */
 outb(CONTROL, control); /* Clear STROBE */



 Interrupt Polling


 Interrupt Polling

 Image: Construct of the second seco

Interrupts

Basic idea:

- 1. Peripheral asserts a processor's interrupt input
- 2. Processor temporarily transfers control to interrupt service routine
- 3. ISR gathers data from peripheral and acknowledges interrupt
- 4. ISR returns control to previously-executing program



Prioritizes incoming requests & notifies processor ISR reads 8-bit interrupt vector number of winner IBM PC/AT: two 8259s; became standard