Cristian's Rules for Good VHDL

Prof. Stephen A. Edwards

sedwards@cs.columbia.edu

Columbia University Spring 2006

Combinational Procs.: Sensitivity

List all process inputs in the sensitivity list.

```
process (current_state, long)
                                             begin
begin
  if (reset = '1') then
    next state <= HG;</pre>
    start timer <= '1';</pre>
  else
    case current state is
      when HG =>
        farm_yellow /<= '0';</pre>
         if (cars = '1' and long = '1') then
           next_state <= HY;</pre>
         else
           next_state <= HG;</pre>
         end if;
      when HY =>
         farm_yellow
                        <= '0';
        if (short = '1') then
           next state <= FG;</pre>
         else
           next state <= HY;</pre>
         end if;
```

```
process (current_state, reset, cars, short, long)
  if (reset = '1') then
    next state <= HG;</pre>
    start timer <= '1';</pre>
  else
    case current state is
      when HG =>
        farm yellow <= '0';</pre>
        if (cars = '1' and long = '1') then
           next state <= HY;</pre>
         else
           next state <= HG;</pre>
         end if;
      when HY =>
        farm yellow <= '0';</pre>
        if (short = '1') then
          next_state <= FG;</pre>
         else
           next_state <= HY;</pre>
         end if;
```

Always assign all outputs

Synthesis infers level-sensitive latches otherwise.

```
process (current_state, input)
begin
  case current_state is
  when S1 =>
        if (input = '1') then
        output <= '0';
        end if;
  when S2 =>
        output <= '1';
  end case;
end process;</pre>
```

```
process (current_state, input)
begin
  case current_state is
  when S1 =>
      if (input = '1') then
        output <= '0';
      else
        output <= '1';
      end if;
  when S2 =>
        output <= '1';
   end case;
end process;</pre>
```

Accidental Level-Sensitive Latches

Section from .mrp when Section from .mrp with you have latches no latches

Design Summary

	Number of errors: 0
	Number of warnings: 0
	Logic Utilization:
Design Summary	Number of Slice Flip Flops: 31 out of 6,144
	Number of 4 input LUTs: 16 out of 6,144
Number of errors: 0	
Number of warnings: 0	
Logic Utilization:	
Total Number Slice Registers: 18 out c	of 6,144
Number used as Flip Flops:	16
Number used as Latches:	2
Number of 4 input LUTs: 23 out c	of 6,144

"Default" values are convenient

```
-- OK
```

```
process (current_state, input)
begin
case current_state is
when S1 =>
    if (input = '1') then
        output <= '0';
    else
        output <= '1';
    end if;
when S2 =>
    output <= '1';
end case;
end process;</pre>
```

```
-- Better
```

```
process (current_state, input)
begin
  output <= '1';
  case current_state is
    when S1 =>
        if (input = '1') then
        output <= '0';
        end if;
   end case;
end process;</pre>
```

FSMs: Leave out default for help

Better to use an enumeration to encode states:

```
type mystate is (START,RUN,IDLE,ZAPHOD);
signal cst : mystate;
signal nxst : mystate;
```

```
process(cst)
begin
  case cst is
   when START => ...
   when RUN => ...
   when IDLE => ...
   end case;
  end process;
```

Running this produces a helpful error:

```
Compiling vhdl file "/home/cristi/cs4840/lab4/main.vhd" in Library work.
Entity <system> compiled.
ERROR:HDLParsers:813 - "/home/cristi/cs4840/lab4/main.vhd" Line 80.
Enumerated value zaphod is missing in case.
-->
```

Seq. Processes: Sensitivity

Always include the clock. Include reset if asynchronous, and nothing else.

```
process (Clk, D)
                                    process (Clk)
begin
                                    begin
  if (Clk' event and Clk = '1')
                                then if (Clk'event and Clk = '1') then
    Q \ll D;
                                        O <= D;
  end if;
                                      end if;
end process;
                                    end process;
process (Clk, D)
                                    process (Clk, reset)
begin
                                    begin
  if (reset = (1') then
                                      if (reset = '1') then
    0 <= '0';
                                        0 <= '0';
  else
                                      else
    if (Clk'event and Clk = '1') then if (Clk'event and Clk = '1') then
      O \ll D;
                                          O \leq D;
    end if;
                                        end if;
  end if;
                                      end if;
end process;
                                    end process;
```

Seq. Processes: Avoid Async

Only use asynchronous reset when there is one global signal from outside.

```
-- OK if Reset is from outside -- Better
process (Clk, Reset)
                                  process (Clk)
begin
                                  begin
                                     if (Clk'event and Clk = '1') then
  if (Reset = '1') then
    0 <= '0';
                                       if (Reset = '1') then
                                         0 <= '0';
  else
    if (Clk'event and Clk = '1') then else
     O \leq D;
                                         O \leq D;
                                       end if;
    end if;
  end if;
                                     end if;
end process;
                                   end process;
```

Simulation: One version only

- Never assume signals from the test bench that are not there on the board
- It is hard enough to make simulation match the design; do not make it any harder
- If you must slow down hardware, carefully generate a slower clock and only use that clock globally.

Don't Add Ficticious I/O

Ports on the topmost entity must correspond to FPGA I/O pins and must be defined in the .ucf file.

```
entity system is
                                    entity system is
  port (
                                      port (
    clk : in std_logic;
                                        clk : in std_logic;
                                        PB_D0, PB_D1, PB_D2, PB_D3,
    PB_D0, PB_D1, PB_D2, PB_D3,
                                     PB_D4, PB_D5, PB_D6, PB_D7
    PB_D4, PB_D5, PB_D6, PB_D7,
                                       : out std logic;
    PB D8, PB D9, PB D10, PB D11, );
    PB D12, PB D13, PB D14, PB D15 end system;
      : out std logic
    );
                                    UCF file:
end system;
UCF file:
                                   net CLK loc="p77";
                                   net PB D0 loc="p153";
net CLK loc="p77";
                                   net PB D1 loc="p145";
net PB D0 loc="p153";
                                   net PB_D2 loc="p141";
net PB D1 loc="p145";
                                   net PB D3 loc="p135";
net PB D2 loc="p141";
                                    net PB_D4 loc="p126";
                                   net PB_D5 loc="p120";
net PB D3 loc="p135";
                                    net PB_D6 loc="p116";
                                    net PB_D7 loc="p108";
```

Stick to the Synchronous Model

- Exactly one value per signal per clock cycle
- Do not generate asynchronous reset signals; only use them if they are external
- Edge-triggered flip-flops only. No level-sensitive logic.
- Do not generate clock signals. Use multiplexers to create "load enable" signals on flip-flops.