Cristian's Rules for Good VHDL

Prof. Stephen A. Edwards sedwards@cs.columbia.edu

Columbia University
Spring 2006

tion's Bules for Good VHDL = n 1

Combinational Procs.: Sensitivity

List all process inputs in the sensitivity list.

```
if (reset = '1') then
16 (reset = '1') then
                                         next_state <= HG;
 next_state <= HG;
                                         start_timer <= '1';
 start_timer <= '1';
                                         case current_state is
                                           case current_state is
    farm_yellow <= '0';
    if (cars = '1' and long = '1') then
       next_state <= HY;
                                             next_state <= HG;
end if;</pre>
      next_state <= HG;
                                           when HY =>
                                             farm_yellow <= '0';
if (short = '1') then
  next_state <= FG;</pre>
     farm vellow <= '0';
                                             else
                                             next_state <= HY;
end if;
      next state <= FG;
     else
     end if;
```

Cristian's Rules for Good VHDI

Always assign all outputs

Synthesis infers level-sensitive latches otherwise.

```
process (current_state, input)
                                 process (current_state, input)
                                 begin
  case current_state is
                                   case current state is
   when S1 =>
                                     when S1 =>
      if (input = '1') th
                                       if (input = '1') then
        output <= '0'
                                         output <= '0';
      end if;
                                        else
                                         output <= '1';
     output <= '1'
                                       end if:
 end case;
                                     when S2 =>
end process;
                                       output <= '1';
                                   end case:
                                 end process;
```

Accidental Level-Sensitive Latches

Section from .mrp when Section from .mrp with you have latches no latches

Cristian's Rules for Good VHDL - p. 4

"Default" values are convenient

```
-- Better
process (current_state, input)
                                process (current_state, input)
                                begin
 case current state is
                                 output <= '1';
                                 case current_state is
     if (input = '1') then
                                   when S1 =>
                                     if (input = '1') then
        output <= '0';
       output <= '1':
                                      end if:
      end if;
                                  end case;
   when S2 =>
     output <= '1';
 end case;
end process
```

Cristian's Rules for Good VHDL -

FSMs: Leave out default for help

Better to use an enumeration to encode states:

```
type mystate is (START,RUN,IDLE,ZAPHOD);
signal cst : mystate;
signal nxst : mystate;
process(cst)
begin
    case cst is
    when START => ...
    when RUN => ...
    when IDLE => ...
    end case;
end process;
```

Running this produces a helpful error:

Compiling vhdl file "/home/cristi/cs4840/lab4/main.vhd" in Library work. Entity <system> compiled. ERROR:HDD/arsers:813 - "/home/cristi/cs4840/lab4/main.vhd" Line 80. Enumerated value zaphod is missing in case. -->

ristian's Rules for Good VHDL -

Seq. Processes: Sensitivity

Always include the clock. Include reset if asynchronous, and nothing else.

```
process (Clk, D)
                                 process (Clk)
  if (Clk'event and Clk = '1') then if (Clk'event and Clk = '1') then
   Q <= D;
                                    Q <= D;
end process
                                 end process;
process (Clk, D)
                                 process (Clk, reset)
 if (reset = '1') then
                                   if (reset = '1') then
                                    Q <= '0';
                                   else
   if (Clk'event and Clk = '1') then if (Clk'event and Clk = '1') then
   end if;
                                    end if:
 end if;
                                   end if;
end process;
                                 end process;
```

Seq. Processes: Avoid Async

Only use asynchronous reset when there is one global signal from outside.

Simulation: One version only

- Never assume signals from the test bench that are not there on the board
- It is hard enough to make simulation match the design; do not make it any harder
- If you must slow down hardware, carefully generate a slower clock and only use that clock globally.

Don't Add Ficticious I/O

Ports on the topmost entity must correspond to FPGA I/O pins and must be defined in the .ucf file.

Stick to the Synchronous Model

- Exactly one value per signal per clock cycle
- Do not generate asynchronous reset signals; only use them if they are external
- Edge-triggered flip-flops only. No level-sensitive logic.
- Do not generate clock signals. Use multiplexers to create "load enable" signals on flip-flops.

stian's Rules for Good VHDI - p. 11/1