# **Processors, FPGAs, and ASICs**

Prof. Stephen A. Edwards

sedwards@cs.columbia.edu

Columbia University Spring 2006







## **NAND Gate Transistors and Layout**



#### **Full-custom ICs**





## **Standard Cell ASICs**





## **Standard Cell ASICs**



### **Channeled Gate Arrays**



## **Channeled Gate Arrays**

B3	A3 1	B2	A2	B1	
I offer	effer I	after a	<del>.</del>	l offe	effe
0 0 0 0			+39回	0 0 0 1	
0 0 0					
					2====21
	PIG D	O ID III P			2 2 5
D DIC	00		66		1
		a prine P			
	PILS			Pli	PIP
	LP IC		19.0		PIE
			118	0 0	
	PHE	etta_P	119	A DE PIT	pite
	PIG				pla
	pild				pild
	PTR PTR	Pito P			PTT
					-
	bic		TO C		PIIS
					The second second
					pla
				┓╘╝╦	
B B B B B B B B B B B B B B B B B B B			120		1 0110
0 0 00			#30	D D D	
D BR			100		
0 0 0 0					
0 0 0 0			Elle		
0 00					1331
D D DD	6000				
00			30	DO	
	-		-	1	

### **Sea-of-Gates Gate Arrays**



#### **FPGAs: Floorplan**



## **FPGAs: Routing**



Single-length line Switch Matrix connections



Double-length lines in CLB array

#### **FPGAs: CLB**



## PLAs/CPLDs: The 22v10



## **Example: Euclid's Algorithm**

```
int gcd(int m, int n)
{
    int r;
    while ((r = m % n) != 0) {
        m = n;
        n = r;
    }
    return n;
}
```

## i386 Programmer's Model



esi
edi
ebp
esp

Source index Destination index Base pointer Stack pointer

eflags eip Status word

**Instruction Pointer** 

#### 15 0

CS	Code segment
ds	Data segment
SS	Stack segment
es	Extra segment
fs	Data segment
gs	Data segment

#### **Euclid on the i386**

gcd: pushl %ebp movl %esp,%ebp pushl %ebx movl 8(%ebp),%eax movl 12(%ebp),%ecx jmp .L6 .L4: movl %ecx,%eax movl %ebx,%ecx .L6: cltd idivl %ecx movl %edx,%ebx testl %edx,%edx jne .L4 movl %ecx,%eax movl -4(%ebp), %ebxleave ret

## **SPARC Programmer's Model**



## **SPARC Register Windows**

			r8/00
The output			r15/o7
registers of the			r16/I0
calling procedure			r23/I7
become the inputs		r8/00	r24/i0
to the called		r15/o7	r31/i7
procedure		r16/l0	
The alohal registers		r23/17	
remain unchanged	r8/00	r24/i0	
remain unchanged	r15/07	r31/i7	
The local registers	r16/I0		
are not visible	r23/I7		
across procedures	r24/10		
	r31/i7		

## **Euclid on the SPARC**

gco	[:			
	save	%sp,	-112,	%sp
	mov	%i0,	%01	
	b	.LL3		
	mov	%il,	%i0	
	mov	%i0,	%01	
	b	.LL3		
	mov	%il,	%i0	
.LI	J5:			
	mov	800,	%i0	
.LI	3:			
	mov	%01,	800	
	call	.rem,	0	
	mov	%i0,	%01	
	cmp	800,	0	
	bne	.LL5		
	mov	%i0,	%01	
	ret			
	roato	ro		

#### Motorola DSP56301



## **DSP 56000 Programmer's Model**



#### Motorola DSP56301 ALU





#### FIR Filter in 56000

```
move #samples, r0
move #coeffs, r4
move \#n-1, m0
move m0, m4
movep y:input, x:(r0)
clr a x:(r0)+, x0 y:(r4)+, y0
rep #n-1
mac x0,y0,a x:(r0)+, x0 y:(r4)+, y0
macr x0,y0,a (r0)-
movep a, y:output
```

#### **FI TMS320C6000 VLIW DSP**



## FIR in One 'C6 Assembly Instruction

Load a halfword (16 bits)									
	Do this on unit D1								
FIR	LOOP	:							
		LDH	.D1	*A1	++,	A2	; Fetch next sample		
		LDH	.D2	*B1	++,	B2	; Fetch next coeff.		
	[B0]	SUB	.L2	в0,	1,	в0	; Decrement count		
	[B0]	В	.S2	FIR	LOOI	2	; Branch if non-zero		
	Î	MPY	.MlX	A2,	B2	, A3	; Sample $ imes$ Coeff.		
		ADD	.L1 \	A4,	A3	, A4	; Accumulate result		
1									
Use the cross path									
Predicated instruction (only if B0 non-zero)									
Run these instruction in parallel									

## **AX88796 Ethernet Controller**



## **Ethernet Controller Registers**

#### PAGE 0 (PS1=0,PS0=0)

OFFSET	READ	WRITE
00H	Command Register	Command Register
	(CR)	(CR)
01H	Page Start Register	Page Start Register
	(PSTART)	(PSTART)
02H	Page Stop Register	Page Stop Register
	(PSTOP)	(PSTOP)
03H	Boundary Pointer	Boundary Pointer
	(BNRY)	(BNRY)
04H	Transmit Status Register	Transmit Page Start Address
	(TSR)	(TPSR)
05H	Number of Collisions Register	Transmit Byte Count Register 0
	(NCR)	(TBCR0)
06H	Current Page Register	Transmit Byte Count Register 1
	(CPR)	(TBCR1)
07H	Interrupt Status Register	Interrupt Status Register
	(ISR)	(ISR)
08H	Current Remote DMA Address 0	Remote Start Address Register 0
	(CRDA0)	(RSAR0)
09H	Current Remote DMA Address 1	Remote Start Address Register 1
	(CRDA1)	(RSAR1)
0AH	Reserved	Remote Byte Count 0
		(RBCR0)
0BH	Reserved	Remote Byte Count 1
		(RBCR1)
0CH	Receive Status Register	Receive Configuration Register Configuration

## Philips SAA7114H Video Decoder



## SAA7114H Registers, page 1 of 7 (!)

REGISTER FUNCTION	SUB ADDR. (HEX)	D7	D6	D5	D4	D3	D2	D1	D0	
Chip version: register 00H										
Chip version (read only)	00	ID07	ID06	ID05	ID04	_	_	_	_	
Video decoder: registers 01H to	Video decoder: registers 01H to 2FH									
FRONT-END PART: REGISTERS 01H	то 05Н									
Horizontal increment delay	01	(1)	(1)	(1)	(1)	IDEL3	IDEL2	IDEL1	IDEL0	
Analog input control 1	02	FUSE1	FUSE0	GUDL1	GUDL0	MODE3	MODE2	MODE1	MODE0	
Analog input control 2	03	(1)	HLNRS	VBSL	WPOFF	HOLDG	GAFIX	GAI28	GAI18	
Analog input control 3	04	GAI17	GAI16	GAI15	GAI14	GAI13	GAI12	GAI11	GAI10	
Analog input control 4	05	GAI27	GAI26	GAI25	GAI24	GAI23	GAI22	GAI21	GAI20	
DECODER PART: REGISTERS 06H T	0 <b>2FH</b>									
Horizontal sync start	06	HSB7	HSB6	HSB5	HSB4	HSB3	HSB2	HSB1	HSB0	
Horizontal sync stop	07	HSS7	HSS6	HSS5	HSS4	HSS3	HSS2	HSS1	HSS0	
Sync control	08	AUFD	FSEL	FOET	HTC1	HTC0	HPLL	VNOI1	VNOI0	
Luminance control	09	BYPS	YCOMB	LDEL	LUBW	LUF13	LUFI2	LUFI1	LUFI0	
Luminance brightness control	0A	DBRI7	DBRI6	DBRI5	DBR <b>I</b> 4	DBR <b>I</b> 3	DBR <b>I</b> 2	DBRI1	DBRI0	
Luminance contrast control	0B	DCON7	DCON6	DCON5	DCON4	DCON3	DCON2	DCON1	DCON0	
Chrominance saturation control	0C	DSAT7	DSAT6	DSAT5	DSAT4	DSAT3	DSAT2	DSAT1	DSAT0	
Chrominance hue control	0D	HUEC7	HUEC6	HUEC5	HUEC4	HUEC3	HUEC2	HUEC1	HUEC0	
Chrominance control 1	0E	CDTO	CSTD2	CSTD1	CSTD0	DCVF	FCTC	(1)	CCOMB	
Chrominance gain control	0F	ACGC	CGAIN6	CGAIN5	CGAIN4	CGAIN3	CGAIN2	CGAIN1	CGAIN0	
Chrominance control 2	10	OFFU1	OFFU0	OFFV1	OFFV0	CHBW	LCBW2	LCBW1	LCBW0	
Mode/delay control	11	COLO	RTP1	HDEL1	HDEL0	RTP0	YDEL2	YDEL1	YDEL0	
RT signal control	12	RTSE13	RTSE12	RTSE11	RTSE10	RTSE03	RTSE02	RTSE01	RTSE00	
RT/X-port output control	13	RTCE	XRHS	XRVS1	XRVS0	HLSEL	OFTS2	OFTS1	OFTS0	
Analog/ADC/compatibility control	14	CM99	UPTCV	AOSL1	AOSL0	XTOUTE	OLDSB	APCK1	APCK0	
VGATE start, FID change	15	VSTA7	VSTA6	VSTA5	VSTA4	VSTA3	VSTA2	VSTA1	VSTA0	
VGATE stop	16	VSTO7	VSTO6	VSTO5	VSTO4	VSTO3	VSTO2	VSTO1	VSTO0	
Miscellaneous/VGATE MSBs	17	LLCE	LLC2E	(1)	(1)	(1)	VGPS	VSTO8	VSTA8	

Processors, FPGAs, and ASICs - p. 32/3

## **Fixed-function: The 7400 series**





#### 7400 Quad NAND Gate

