

	Morse code	key			
Letters		Numbers			
A	•	1	•		
B C D E F		2	••		
С	•	3	•••		
D		4	••••		
E	•	5			
F	•••	6			
G		7			
н		8			
1		9			
J	•	0			
ĸ					
L	•-••				
М					
N	—•				
0					
Р	••				
Q					
R	•-•				
Q R S T U					
1					
U V	••-				
w	•••-				
w	•				
x					
X Y Z					
z					

**Early Serial Communication** 









Communications Equipment


Data Terminal Equipment









RS-232 Signals							
<u>ت ا</u>							
Signal DB-9 DTE Meaning							
	pin	DCE					
RxD	2	$\leftarrow$	Data received by DTE				
TxD	3	$\rightarrow$	Data sent by DTE				
SG	5		Ground				
DSR	6	←	Data Set Ready (I'm alive)				
DTR	4	$\rightarrow$	Data Terminal Ready (me, too)				
DCD	1	←	Carrier Detect (hear a carrier)				
RTS	7	$\rightarrow$	Request To Send (Yo?)				
CTS	8	$\leftarrow$	Clear To Send (Yo!)				
RI	9	←	Ring Indicator				







#### **OPB UART Lite OPB UART Lite Registers** Status and Control Registers Address Role Bit **Status** Control Serial port peripheral for the Microblaze 24 Parity Error 0xFEFF0100 Read characters from Receive FIFO Full duplex operation Framing Error 0xFEFF0104 Write characters to Receive FIFO 25 16-character transmit and receive FIFOs 0xFEFF0108 Status register (read only) **Overrun Error** 26 Parameters that can be set at build time: 0xFEFF010C Control register (write only) 27 Interrupts Enabled Enable Interrupts Parameter Value 28 Tx buffer full Base Address 0xFEFF0100 Tx buffer empty 29 High Address 0xFEFF01FF Rx buffer full Clear Rx buffer 30 Baud Rate 9600 31 Rx buffer non-empty Clear Tx buffer Bits per frame 8 Non-empty Rx buffer or emptying of Tx buffer Parity None generates an interrupt. The I<sup>2</sup>C Bus I<sup>2</sup>C Bus Transaction **USB: Universal Serial Bus** 1.5 Mbps, 12 Mbps, and 480 Mbps (USB 2.0) Philips invented the Inter-IC bus c. 1980 as a very Idle Point-to-point, differential, twisted pair cheap way to communicate slowly among chips SCL 3-5m maximum cable length E.g., good for setting control registers 100, 400, and 3400 kHz bitrates SDA \_000 000\_ Write dat SCL Func Func SDA Read data Func R/W = read / write not SCL: Clock, generated by a single master SDA: Data, controlled by either master or slaves **USB** Connectors **USB** signaling **USB** Packets Series "A" Connectors Series "B" Connectors NRZI: 0 = toggle, 1 = no change Always start with SYNC Series "A" plugs are Series "B" plugs are Bit stuffing: 0 automatically inserted after six Then 4-bit type, 4-bit type complemented always oriented upstream always oriented consecutive 1s downstream towards the towards the Host System 2 bits distinguish Token, Data, Handshake, and USB Device 0 1 1 0 1 0 1 0 0 0 1 0 0 1 1 0 Special, other two bits select sub-types Idle Data 'A" Plugs (From the "B" Plugs Then data, depending on packet type ISB Device) From the Host System) Data checked using a CRC Each packet prefixed by a SYNC field: 3 0s Addresses (1-128) assigned by bus master, each followed by two 1s "A" Receptacles with 16 possible endpoints (Downstream Output Low- vs. full-speed devices identified by different "B" Receptacles from the USB Host o (Upstream Input to the USB Device or Hub) Hub pull-ups on D+/D- lines

# **USB Bus Protocol**

Polled bus: host initiates all transfers.

Most transactions involve three packets:

- "Token" packet from host requesting data
- Data packet from target
- Acknowledge from host

**USB: Flash Card Device** 

bcdUSB

idProduct

iProduct

iSerial

bMaxPacketSize0 idVendor

bcdDevice iManufacturer

onfiguration Descriptor:

bNumInterfaces MaxPower Interface Descriptor:

bInterfaceClass bInterfaceSubClass

bInterfaceProtocol Endpoint Descriptor:

bEndpointAddress

bmAttributes Transfer Type

Synch Type wMaxPacketSize Endpoint Descriptor:

bDescriptorType

bEndpointAddress bmAttributes Transfer Type

Synch Type wMaxPacketSize Language IDs: (length=4) 0409 English(US)

bNumEndpoints

bLength

Bus 001 Device 002: ID 05e3:0760 Genesys Logic, Inc.

64 0x05e3 Genesys Logic, Inc. 0x0760

> 2 Genesys 3 Flash Reader 4 002364

> > 8 Mass Storage

6 SCSI 80 Bulk (Zip)

0x81 EP 1 IN

none 64

0x02 EP 2 OUT

Bulk

none 64

2 Bulk

2

2.00

1.14

300mA

Supports both streams of bytes and structured messages (e.g., control changes).


# **USB Data Flow Types**

- Control
- For configuration, etc.
- Bulk Data Arbitrary data stream: bursty
- Interrupt Data Timely, reliable delivery of data. Usually events.
- Isochronous Data
  For streaming real-time transfer: prenegotiated bandwidth and latency



### Layered Architecture Host Interconnect Physical Device Client SW Function Function Laver USB Logical USB System USB Device Device Layer USB Bus USB Host USB Bus Interface Lave Controller Interface Actual communications flow Logical communications flow Implementation Focus Area

# The CY7C68001 USB interface



### The CY7C68001 USB interface

Operates as a peripheral (i.e., not a host) Operates at 12 or 480 Mbps speeds Control endpoint 0 Four other user-configurable endpoints 4 kB FIFO buffer 500 bytes of descriptor RAM (Vendor, Product) I<sup>2</sup>C bus interface for configuration from EEPROM (Unused on the XSB board—processor must configure)

### CY7C68001 software interface

Five memory locations: one for each FIFO, one for control registers

Internal registers written by first applying address to control register, then reading or writing data to control register.

33 different configuration registers, including 500-byte descriptor "register"