Assembly Languages I

Prof. Stephen A. Edwards

Last Time

- Languages
- Syntax: what's in the language
- Semantics: what the language means
- Model: what the language manipulates
- Specification asks for something
- Modeling asks what something will do
- Concurrency
- Nondeterminism



Copyright © 2001 Stephen A. Edwards All rights reserved

Assembly Languages

- One step up from machine language
- Originally a more user-friendly . way to program
- Now mostly a compiler target
- Model of computation: stored program computer

Copyright © 2001 Stephen A. Edwards All rights reserved



17k tubes, 5kHz

Assembly Language Model



Assembly Language Instructions

Built from two pieces



Where to get

Copyright © 2001 Stephen A. Edwards All rights reserved

Types of Opcodes

- Arithmetic, logical
 - · add, sub, mult
 - and, or
 - Cmp
- Memory load/store
 - Id, st
- Control transfer
 - jmp
 - bne
- Complex
 - movs

Operands

 Each operand taken from a particular addressing mode:

Examples:

Register	add r1, r2, r3
Immediate	add r1, r2, 10
Indirect	mov r1, (r2)
Offset	mov r1, 10(r3)
PC Relative	beq 100

- Reflect processor data pathways
 - Copyright © 2001 Stephen A. Edwards All rights reserved

Types of Assembly Languages

- Assembly language closely tied to processor architecture
- At least four main types:
- CISC: Complex Instruction-Set Computer
- RISC: Reduced Instruction-Set Computer
- DSP: Digital Signal Processor
- VLIW: Very Long Instruction Word

Copyright © 2001 Stephen A. Edwards All rights reserved

CISC Assembly Language

- Developed when people wrote assembly language
- Complicated, often specialized instructions with many effects
- Examples from x86 architecture
 - String move
 - Procedure enter, leave
- Many, complicated addressing modes
- So complicated, often executed by a little program (microcode)

Copyright © 2001 Stephen A. Edwards All rights reserved

DSP Assembly Language

- Digital signal processors designed specifically for signal processing algorithms
- Lots of regular arithmetic on vectors
- Often written by hand
- Irregular architectures to save power, area
- Substantial instruction-level parallelism

Copyright © 2001 Stephen A. Edwards All rights reserved

RISC Assembly Language

- Response to growing use of compilers
- Easier-to-target, uniform instruction sets
- "Make the most common operations as fast as possible"
- Load-store architecture:
 - Arithmetic only performed on registers
 - Memory load/store instructions for memory-register transfers
- Designed to be pipelined

Copyright © 2001 Stephen A. Edwards All rights reserved

VLIW Assembly Language

- Response to growing desire for instruction-level parallelism
- Using more transistors cheaper than running them faster
- Many parallel ALUs
- Objective: keep them all busy all the time
- Heavily pipelined
- More regular instruction set
- Very difficult to program by hand
- Looks like parallel RISC instructions

Types of Assembly Languages

	cisc	RISC	DSP	VLIW
Opcodes	Many, Complex	Few, Simple	Few, Complex	Few, Simple
Registers	Few, Special	Many, General	Few, Special	Many, General
Addressing modes	Many	Few	Special	Few
Instruction- level Parallelism	None	None	Restricted	Plenty

Copyright © 2001 Stephen A. Edwards All rights reserved

Gratuitous Picture

- Woolworth building
- Cass Gilbert, 1913
- Application of the Gothic style to a 792' skyscraper
- Tallest building in the world when it was constructed



Downtown: near City Hall
Copyright © 2001 Stephen A. Edwards All rights

Example: Euclid's Algorithm



i386 Programmer's Model

	31 (15	0
	eax	Mostly	CS	Code
	ebx	general-	ds	Data
	ecx	purpose	SS	Stack
	edx		es	Extra
1	osi	Source index	fs	Data
	621	Source index	90	Data
	edi	Destination index	ys	Dala
	ebp	Base pointer	Sean	nent
	esp	Stack pointer	Regis	sters:
		-	Adde	d durina
	eflags	Status word	addre	ess
	eip	Instruction Pointer (PC)	comp	outation

Copyright © 2001 Stephen A. Edwards All rights reserved

Euclid's Algorithm on the i386

Copyright © 2001 Stephen A. Edwards All rights reserved



Copyright © 2001 Stephen A. Edwards All rights reserved

Euclid's Algorithm on the i386



Euclid's Algorithm on the i386

.L4:	jmp .L6 ← .p2align 4,,7 ← movl %ecx,%eax	"Jui "S st	mp to loc kip as m art on a	al label .L6" any as 7 byte 16-byte bound	s to lary"
16.	movi %ebx,%ecx		xtend %	eax to %edx:%	6eax"
	cltd 4 idivl %ecx 4	— "Compute quotient i	e %edx:% n %eax,	%eax ÷ %ecx: remainder in	%edx"
	movl %edx,%ebx testl %edx,%edx		Register %eax	assignments: m	
	jne .L4 movl %ecx,%eax		%ebx	r	
	movl -4(%ebp),%ebx leave		%ecx	n	
	ret		while m= n= }	((r = m % n) != n; r;	0) {
C	Copyright © 2001 Stephen A. Edwards	All rights reserved	return	n;	

Euclid's Algorithm on the i386



Euclid's Algorithm on the i386



Copyright © 2001 Stephen A. Edwards All rights reserved

Another Gratuitous Picture



Copyright © 2001 Stephen A. Edwards Air rights reser

SPARC Programmer's Model 31 r0 R0 is always 0 r16/l0 8 local r1 registers 7 global r23/l7 registers r7 r24/i0 8 input registers r8/o0 8 output r30/i6 Frame Pointer registers r14/o6 Stack Pointer r31/i7 Return Address r15/o7 PSW Program Status Word PC Program Counter nPC Next Program Counter

Copyright © 2001 Stephen A. Edwards All rights reserved

SPARC Register Windows r8/00 r15⁄o7 The output registers of the r16/l0 calling procedure become r23/l7 the inputs to the called r8/00 r24/i0 procedure r15/07 r3<u>1/i7</u> The global registers remain r16/l0 unchanged r23/17 The local registers are not r8/o0 r24/i0 visible across procedures r31/i7 r15/o7 r16/l0 r23/17 r24/i0 r31/i7 Copyright © 2001 Stephen A. Edwards All rights reserved

Euclid's Algorithm on the SPARC



Copyright © 2001 Stephen A. Edwards All rights reserved

Pipelining

None						
Fetch	Decode	Execute	Write			
				Fetch	Decode	Exect
Pipelineo	kk					
Fetch	Decode	Execute	Write			
	Fetch	Decode	Execute	Write		

Superscalar

Fetch	Decode	Execute	Write	
Fetch	Decode	Execute	Write	
	Fetch	Decode	Execute	Write
	Fetch Fetch	Decode Decode	Execute Execute	Write Write

Copyright © 2001 Stephen A. Edwards All rights reserved

%i0, %o1

mov

Euclid's Algorithm on the SPARC





Euclid's Algorithm on the SPARC

while ((r = m % n) != 0) {

Copyright © 2001 Stephen A. Edwards All rights reserved

Euclid's Algorithm on the SPARC

